ACT8942QJ233-T

ACT8942QJ233-T Datasheet

ACT8942

Part	Datasheet
ACT8942QJ233-T	ACT8942QJ233-T (pdf)

Related Parts	Information
ACT8942QJ133-T	ACT8942QJ133-T
EA8942	EA8942
ACT8942	ACT8942

PDF Datasheet Preview
ACT8942 Advanced PMU for Amlogic AML8726-M3 Processor • Three Step-Down DC/DC Converters • Four Low-Dropout Linear Regulators • Integrated ActivePathTM Charger • I2CTM Serial Interface • Advanced Enable/Disable Sequencing Controller • Minimal External Components • Tiny 5x5mm TQFN55-40 Package − 0.75mm Package Height − Pb-Free and RoHS Compliant The ACT8942 is a complete, cost effective, highlyefficient ActivePMUTM power management solution, optimized for the unique power, voltagesequencing, and control requirements of the Amlogic AML8726-M3 processor. It is ideal for a wide range of high performance portable handheld applications such as tablet or pad devices. This device integrates the ActivePathTM complete battery charging and management system with seven power supply channels. This device features three step-down DC/DC converters and four low-noise, low-dropout linear regulators, along with a complete battery charging solution featuring the advanced ActivePathTM system-power selection function. The three DC/DC converters utilize a highefficiency, fixed-frequency 2MHz , current-mode PWM control architecture that requires a minimum number of external components. Two DC/DCs are capable of supplying up to 1150mA of output current, while the third supports up to 1300mA. All four low-dropout linear regulators are highperformance, low-noise regulators that supply up to 80mA, 320mA, 320mA, 320mA, respectively. The ACT8942 is available in a compact, Pb-Free and RoHS-compliant TQFN55-40 package. TYPICAL APPLICATION DIAGRAM Innovative PowerTM Active-Semi Authorized Recipients and Customers ActivePMUTM and ActivePathTM are trademarks of Active-Semi. I2CTM is a trademark of NXP. Copyright 2012 Active-Semi, Inc. TABLE OF CONTENTS General Information 01 Functional Block 03 Ordering 04 Pin Configuration 04 Pin 05 Absolute Maximum Ratings 07 I2C Interface Electrical Characteristics 08 Global Register Map 09 Register and Bit Descriptions 10 System Control Electrical 15 Step-Down DC/DC Electrical Characteristics 16 Low-Noise LDO Electrical 17 ActivePathTM Charger Electrical 18 Typical Performance 20 System control information 26 Interfacing with the Amlogic AML8726-M3 26 Control Signals 27 Push-Button 28 Control 28 Functional Description 31 I2C Interface 31 Voltage Monitor and 31 Thermal Shutdown 32 Step-Down DC/DC Regulators 33 General 33 100% Duty Cycle 33 Synchronous 33 Soft-Start 33 Compensation 33 Configuration 33 OK[ ] and Output Fault 34 PCB Layout Considerations 34 Low-Noise, Low-Dropout Linear 35 General 35 Output Current Limit 35 Compensation 35 Configuration 35 OK[ ] and Output Fault 35 PCB Layout Considerations 35 ActivePathTM Charger 37 General 37 ActivePath Architecture 37 System Configuration 37 Input Protection 37 Battery Management 37 Charge Current 38 Charger Input Interrupts 38 Charge-Control State 40 State Machine Interrupts 40 Thermal Regulation 41 Charge Safety Timers 41 Charger Timer Interrupts 41 Charge Status 41 Battery Temperature Monitoring 41 Battery Temperature Interrupts 42 TQFN55-40 Package Outline and Dimensions 43 Innovative PowerTM Active-Semi Authorized Recipients and Customers ActivePMUTM and ActivePathTM are trademarks of Active-Semi. I2CTM is a trademark of NXP. Copyright 2012 Active-Semi, Inc. FUNCTIONAL BLOCK DIAGRAM Optional AC Adaptor USB 4.35V to 6V CHGIN ACIN VSYS nSTAT BODY SWITCH ActivePath Control CHGLEV ISET OUT4 nRSTO nPBIN PUSH BUTTON ORDERING INFORMATION PART NUMBER VOUT1/VSTBY1 VOUT2/VSTBY2 VOUT3/VSTBY3 VOUT4 VOUT5 VOUT6 VOUT7 PACKAGE PINS TEMPERATURE RANGE ACT8942QJ133-T 1.25V/1.25V 1.55V/1.55V 3.0V/3.0V 3.0V 3.0V 2.5V 3.3V TQFN55-40 -40°C to +85°C ACT8942QJ233-T 1.25V/1.25V 1.55V/1.55V 3.0V/3.0V 3.0V 3.0V 2.5V 3.3V TQFN55-40 -40°C to +85°C All Active-Semi components are RoHS Compliant and with Pb-free plating otherwise specified. Standard product options are listed in this table. Contact factory for custom options. Minimum order quantity is 12,000 units. To select VSTBYx as the output regulation voltage for REGx, drive VSEL to logic high. VSTBYx can be set by software via I2C interface. Refer to appropriate sections of this datasheet for VSTBYx setting. NC VP1 SW1 GP12 SW2 VP2 OUT2 CHGIN VSYS PIN CONFIGURATION TOP VIEW ACTIVE AA33 DATE CODE nRSTO nIRQ nPBSTAT GP3 SW3 VP3 OUT3 PWREN nLBO LBI Thin - QFN TQFN55-40 Innovative PowerTM Active-Semi Authorized Recipients and Customers ActivePMUTM and ActivePathTM are trademarks of Active-Semi. I2CTM is a trademark of NXP. Copyright 2012 Active-Semi, Inc. PIN DESCRIPTIONS PIN NAME REFBP Reference Bypass. Connect a 0.047uF ceramic capacitor from REFBP to GA. This pin is discharged to GA in shutdown. OUT1 Output Feedback Sense for REG1. Analog Ground. Connect GA directly to a quiet ground node. Connect GA, GP12 and GP3 together at a single point as close to the IC as possible. OUT4 REG4 output. Capable of delivering up to 80mA of output current. Connect a 1.5µF ceramic capacitor from OUT4 to GA. The output is discharged to GA with resistor when disabled. OUT5 REG5 output. Capable of delivering up to 320mA of output current. Connect a 3.3µF ceramic capacitor from OUT5 to GA. The output is discharged to GA with resistor when disabled. Power Input for REG4, REG5, REG6, and REG7. Bypass to GA with a high quality ceramic capacitor placed as close to the IC as possible. OUT7 REG7 output. Capable of delivering up to 320mA of output current. Connect a 3.3µF ceramic capacitor from OUT7 to GA. The output is discharged to GA with resistor when disabled. OUT6 REG6 output. Capable of delivering up to 320mA of output current. Connect a 3.3µF ceramic capacitor from OUT6 to GA. The output is discharged to GA with resistor when disabled. Master Enable Input. Drive nPBIN to GA through a resistor to enable the IC, drive nPBIN nPBIN directly to GA to assert a manual reset condition. Refer to the nPBIN Multi-Function Input section for more information. nPBIN is internally pulled up to VSYS through a resistor. VNOM refers to the nominal output voltage level for VOUT as defined by the Ordering Information section. 2 IMAX Maximum Output Current. MAX 90 1% 2% UNIT V mV µA µA %/V %/mA %VNOM %VNOM MHz kHz µs ns A µA A µA A µA Innovative PowerTM Active-Semi Authorized Recipients and Customers ActivePMUTM and ActivePathTM are trademarks of Active-Semi. I2CTM is a trademark of NXP. - 16 - Copyright 2012 Active-Semi, Inc. LOW-NOISE LDO ELECTRICAL CHARACTERISTICS VINL = 3.6V, COUT4 = 1.5µF, COUT5 = COUT6 = COUT7 = 3.3µF, LOWIQ[ ] = [0], TA = 25°C, unless otherwise specified. PARAMETER Operating Voltage Range Output Voltage Accuracy Line Regulation Load Regulation Power Supply Rejection Ratio Supply Current per Output Soft-Start Period Power Good Threshold Power Good Hysteresis Output Noise Discharge Resistance REG4 Dropout Voltage Maximum Output Current Limit Stable COUT4 Range REG5 Dropout Voltage Maximum Output Current Limit Stable COUT5 Range REG6 Dropout Voltage Maximum Output Current Limit Stable COUT6 Range REG7 Dropout Voltage Maximum Output Current Limit Stable COUT7 Range TEST CONDITIONS VOUT 1.2V, TA = 25°C, IOUT = 10mA VOUT < 1.2V, TA = 25°C, IOUT = 10mA VINL = Max VOUT + 0.5V, 3.6V to 5.5V LOWIQ[ ] = [0] VINL = Max VOUT + 0.5V, 3.6V to 5.5V LOWIQ[ ] = [1] IOUT = 1mA to IMAX2 f = 1kHz, IOUT = 20mA, VOUT =1.2V f = 10kHz, IOUT = 20mA, VOUT =1.2V Regulator Enabled, LOWIQ[ ] = [0] Regulator Enabled, LOWIQ[ ] = [1] Regulator Disabled VOUT = 2.9V VOUT Rising VOUT Falling IOUT = 20mA, f = 10Hz to 100kHz, VOUT = 1.2V LDO Disabled, DIS[ ] = 1 IOUT = 40mA, VOUT > 3.1V VOUT = 95% of regulation voltage IOUT = 160mA, VOUT > 3.1V VOUT = 95% of regulation voltage IOUT = 160mA, VOUT > 3.1V VOUT = 95% of regulation voltage IOUT = 160mA, VOUT > 3.1V VOUT = 95% of regulation voltage MIN TYP MAX UNIT VNOM VNOM mV/V 75 dB µVRMS VNOM refers to the nominal output voltage level for VOUT as defined by the Ordering Information section. 2 IMAX Maximum Output Current. 3 Dropout Voltage is defined as the differential voltage between input and output when the output voltage drops 100mV below the regulation voltage for 3.1V output voltage or higher LDO current limit is defined as the output current at which the output voltage drops to 95% of the respective regulation voltage. Innovative PowerTM Active-Semi Authorized Recipients and Customers ActivePMUTM and ActivePathTM are trademarks of Active-Semi. I2CTM is a trademark of NXP. - 17 - Copyright 2012 Active-Semi, Inc. ActivePathTM CHARGER ELECTRICAL CHARACTERISTICS VCHGIN = 5.0V, TA = 25°C, unless otherwise specified. PARAMETER ActivePath CHGIN Operating Voltage Range CHGIN UVLO Threshold CHGIN UVLO Hysteresis CHGIN OVP Threshold CHGIN OVP Hysteresis CHGIN Supply Current CHGIN to VSYS On-Resistance CHGIN to VSYS Current Limit VSYS REGULATION VSYS Regulated Voltage nSTAT OUTPUT nSTAT Sink current nSTAT Leakage Current ACIN AND CHGLEV INPUTS CHGLEV Logic High Input Voltage CHGLEV Logic Low Input Voltage CHGLEV Leakage Current ACIN Voltage Thresholds ACIN Hysteresis Voltage ACIN Leakage Current TH INPUT TH Pull-Up Current VTH Upper Temperature Voltage Threshold VTHH VTH Lower Temperature Voltage Threshold VTHL VTH Hysteresis TEST CONDITIONS CHGIN Voltage Rising CHGIN Voltage Falling CHGIN Voltage Rising CHGIN Voltage Falling VCHGIN < VUVLO VCHGIN < VBAT + 50mV, VCHGIN > VUVLO VCHGIN > VBAT + 150mV, VCHGIN > VUVLO Charger disabled, IVSYS = 0mA IVSYS = 100mA ACIN = VSYS ACIN = GA, CHGLEV = GA ACIN = GA, CHGLEV = VSYS IVSYS = 10mA VnSTAT = 2V VnSTAT = 4.2V VCHGLEV = 4.2V ACIN voltage rising ACIN voltage falling VACIN = 4.2V VCHGIN > VBAT + 100mV, Hysteresis = 50mV Hot Detect NTC Thermistor Cold Detect NTC Thermistor Upper and Lower Thresholds MIN TYP MAX UNIT 100 200 µA 400 450 500 12 mA 91 102 110 µA V Innovative PowerTM Active-Semi Authorized Recipients and Customers ActivePMUTM and ActivePathTM are trademarks of Active-Semi. I2CTM is a trademark of NXP. - 18 - Copyright 2012 Active-Semi, Inc. ActivePathTM CHARGER ELECTRICAL CHARACTERISTICS CONT’D VCHGIN = 5.0V, TA = 25°C, unless otherwise specified. PARAMETER TEST CONDITIONS CHARGER ISET Pin Voltage Fast Charge Precondition Charge Termination Voltage VTERM TA = -20°C to 70°C TA = -40°C to 85°C ACIN = VSYS, CHGLEV = VSYS Charge Current

PDF Datasheet Preview

ACT8942

Advanced PMU for Amlogic AML8726-M3 Processor
• Three Step-Down DC/DC Converters
• Four Low-Dropout Linear Regulators
• Integrated ActivePathTM Charger
• I2CTM Serial Interface
• Advanced Enable/Disable Sequencing Controller
• Minimal External Components
• Tiny 5x5mm TQFN55-40 Package
− 0.75mm Package Height − Pb-Free and RoHS Compliant

The ACT8942 is a complete, cost effective, highlyefficient ActivePMUTM power management solution, optimized for the unique power, voltagesequencing, and control requirements of the

Amlogic AML8726-M3 processor. It is ideal for a wide range of high performance portable handheld applications such as tablet or pad devices. This device integrates the ActivePathTM complete battery charging and management system with seven power supply channels.

This device features three step-down DC/DC converters and four low-noise, low-dropout linear regulators, along with a complete battery charging solution featuring the advanced ActivePathTM system-power selection function.

The three DC/DC converters utilize a highefficiency, fixed-frequency 2MHz , current-mode PWM control architecture that requires a minimum number of external components. Two DC/DCs are capable of supplying up to 1150mA of output current, while the third supports up to 1300mA. All four low-dropout linear regulators are highperformance, low-noise regulators that supply up to 80mA, 320mA, 320mA, 320mA, respectively.

The ACT8942 is available in a compact, Pb-Free and RoHS-compliant TQFN55-40 package.

TYPICAL APPLICATION DIAGRAM

Innovative PowerTM

Active-Semi Authorized Recipients and Customers

ActivePMUTM and ActivePathTM are trademarks of Active-Semi.

I2CTM is a trademark of NXP.

Copyright 2012 Active-Semi, Inc.

TABLE OF CONTENTS
General Information 01 Functional Block 03 Ordering 04 Pin Configuration 04 Pin 05 Absolute Maximum Ratings 07 I2C Interface Electrical Characteristics 08 Global Register Map 09 Register and Bit Descriptions 10 System Control Electrical 15 Step-Down DC/DC Electrical Characteristics 16 Low-Noise LDO Electrical 17 ActivePathTM Charger Electrical 18 Typical Performance 20

System control information 26 Interfacing with the Amlogic AML8726-M3 26 Control Signals 27 Push-Button 28 Control 28

Functional Description 31 I2C Interface 31 Voltage Monitor and 31 Thermal Shutdown 32

Step-Down DC/DC Regulators 33 General 33 100% Duty Cycle 33 Synchronous 33 Soft-Start 33 Compensation 33 Configuration 33 OK[ ] and Output Fault 34 PCB Layout Considerations 34

Low-Noise, Low-Dropout Linear 35

General 35 Output Current Limit 35

Compensation 35

Configuration 35

OK[ ] and Output Fault 35

PCB Layout Considerations 35 ActivePathTM Charger 37

General 37

ActivePath Architecture 37

System Configuration 37

Input Protection 37 Battery Management 37

Charge Current 38

Charger Input Interrupts 38

Charge-Control State 40

State Machine Interrupts 40

Thermal Regulation 41

Charge Safety Timers 41

Charger Timer Interrupts 41

Charge Status 41

Battery Temperature Monitoring 41

Battery Temperature Interrupts 42

TQFN55-40 Package Outline and Dimensions 43

Innovative PowerTM

Active-Semi Authorized Recipients and Customers

ActivePMUTM and ActivePathTM are trademarks of Active-Semi.

I2CTM is a trademark of NXP.

Copyright 2012 Active-Semi, Inc.

FUNCTIONAL BLOCK DIAGRAM

Optional

AC Adaptor USB
4.35V to 6V CHGIN ACIN

VSYS nSTAT

BODY SWITCH

ActivePath Control

CHGLEV

ISET OUT4
nRSTO
nPBIN PUSH BUTTON
ORDERING INFORMATION

PART NUMBER VOUT1/VSTBY1

VOUT2/VSTBY2 VOUT3/VSTBY3 VOUT4 VOUT5 VOUT6 VOUT7 PACKAGE PINS

TEMPERATURE RANGE

ACT8942QJ133-T 1.25V/1.25V 1.55V/1.55V 3.0V/3.0V 3.0V 3.0V 2.5V 3.3V TQFN55-40 -40°C to +85°C

ACT8942QJ233-T 1.25V/1.25V 1.55V/1.55V 3.0V/3.0V 3.0V 3.0V 2.5V 3.3V TQFN55-40 -40°C to +85°C

All Active-Semi components are RoHS Compliant and with Pb-free plating otherwise specified.

Standard product options are listed in this table. Contact factory for custom options. Minimum order quantity is 12,000 units. To select VSTBYx as the output regulation voltage for REGx, drive VSEL to logic high. VSTBYx can be set by software via I2C interface. Refer to appropriate sections of this datasheet for VSTBYx setting.

NC VP1 SW1 GP12 SW2 VP2 OUT2 CHGIN VSYS

PIN CONFIGURATION

TOP VIEW

ACTIVE AA33

DATE CODE
nRSTO nIRQ
nPBSTAT GP3 SW3 VP3

OUT3 PWREN
nLBO LBI

Thin - QFN TQFN55-40

Innovative PowerTM

Active-Semi Authorized Recipients and Customers

ActivePMUTM and ActivePathTM are trademarks of Active-Semi.

I2CTM is a trademark of NXP.

Copyright 2012 Active-Semi, Inc.

PIN DESCRIPTIONS

PIN NAME

REFBP

Reference Bypass. Connect a 0.047uF ceramic capacitor from REFBP to GA. This pin is discharged to GA in shutdown.

OUT1 Output Feedback Sense for REG1.

Analog Ground. Connect GA directly to a quiet ground node. Connect GA, GP12 and GP3 together at a single point as close to the IC as possible.

OUT4

REG4 output. Capable of delivering up to 80mA of output current. Connect a 1.5µF ceramic capacitor from OUT4 to GA. The output is discharged to GA with resistor when disabled.

OUT5

REG5 output. Capable of delivering up to 320mA of output current. Connect a 3.3µF ceramic capacitor from OUT5 to GA. The output is discharged to GA with resistor when disabled.

Power Input for REG4, REG5, REG6, and REG7. Bypass to GA with a high quality ceramic capacitor placed as close to the IC as possible.

OUT7

REG7 output. Capable of delivering up to 320mA of output current. Connect a 3.3µF ceramic capacitor from OUT7 to GA. The output is discharged to GA with resistor when disabled.

OUT6

REG6 output. Capable of delivering up to 320mA of output current. Connect a 3.3µF ceramic capacitor from OUT6 to GA. The output is discharged to GA with resistor when disabled.

Master Enable Input. Drive nPBIN to GA through a resistor to enable the IC, drive nPBIN
nPBIN directly to GA to assert a manual reset condition. Refer to the nPBIN Multi-Function Input section
for more information. nPBIN is internally pulled up to VSYS through a resistor.
VNOM refers to the nominal output voltage level for VOUT as defined by the Ordering Information section. 2 IMAX Maximum Output Current.

MAX 90 1% 2%

UNIT V mV µA µA
%/V %/mA %VNOM %VNOM MHz kHz
µs ns

A µA

A µA

A µA

Innovative PowerTM

Active-Semi Authorized Recipients and Customers ActivePMUTM and ActivePathTM are trademarks of Active-Semi. I2CTM is a trademark of NXP.
- 16 -

Copyright 2012 Active-Semi, Inc.

LOW-NOISE LDO ELECTRICAL CHARACTERISTICS

VINL = 3.6V, COUT4 = 1.5µF, COUT5 = COUT6 = COUT7 = 3.3µF, LOWIQ[ ] = [0], TA = 25°C, unless otherwise specified.

PARAMETER Operating Voltage Range

Output Voltage Accuracy

Line Regulation

Load Regulation

Power Supply Rejection Ratio

Supply Current per Output

Soft-Start Period Power Good Threshold Power Good Hysteresis Output Noise Discharge Resistance REG4 Dropout Voltage Maximum Output Current Limit Stable COUT4 Range REG5 Dropout Voltage Maximum Output Current Limit Stable COUT5 Range REG6 Dropout Voltage Maximum Output Current Limit Stable COUT6 Range REG7 Dropout Voltage Maximum Output Current Limit Stable COUT7 Range

TEST CONDITIONS

VOUT 1.2V, TA = 25°C, IOUT = 10mA VOUT < 1.2V, TA = 25°C, IOUT = 10mA VINL = Max VOUT + 0.5V, 3.6V to 5.5V LOWIQ[ ] = [0] VINL = Max VOUT + 0.5V, 3.6V to 5.5V LOWIQ[ ] = [1] IOUT = 1mA to IMAX2 f = 1kHz, IOUT = 20mA, VOUT =1.2V f = 10kHz, IOUT = 20mA, VOUT =1.2V Regulator Enabled, LOWIQ[ ] = [0] Regulator Enabled, LOWIQ[ ] = [1] Regulator Disabled VOUT = 2.9V VOUT Rising VOUT Falling IOUT = 20mA, f = 10Hz to 100kHz, VOUT = 1.2V LDO Disabled, DIS[ ] = 1

IOUT = 40mA, VOUT > 3.1V

VOUT = 95% of regulation voltage

IOUT = 160mA, VOUT > 3.1V

VOUT = 95% of regulation voltage

IOUT = 160mA, VOUT > 3.1V

VOUT = 95% of regulation voltage

IOUT = 160mA, VOUT > 3.1V

VOUT = 95% of regulation voltage

MIN TYP MAX UNIT

VNOM

VNOM
mV/V
75 dB
µVRMS
VNOM refers to the nominal output voltage level for VOUT as defined by the Ordering Information section. 2 IMAX Maximum Output Current.
3 Dropout Voltage is defined as the differential voltage between input and output when the output voltage drops 100mV below the regulation voltage for 3.1V output voltage or higher

LDO current limit is defined as the output current at which the output voltage drops to 95% of the respective regulation voltage.

Innovative PowerTM

Active-Semi Authorized Recipients and Customers ActivePMUTM and ActivePathTM are trademarks of Active-Semi. I2CTM is a trademark of NXP.
- 17 -

Copyright 2012 Active-Semi, Inc.

ActivePathTM CHARGER ELECTRICAL CHARACTERISTICS

VCHGIN = 5.0V, TA = 25°C, unless otherwise specified.

PARAMETER ActivePath CHGIN Operating Voltage Range CHGIN UVLO Threshold CHGIN UVLO Hysteresis CHGIN OVP Threshold CHGIN OVP Hysteresis

CHGIN Supply Current

CHGIN to VSYS On-Resistance

CHGIN to VSYS Current Limit

VSYS REGULATION VSYS Regulated Voltage nSTAT OUTPUT nSTAT Sink current nSTAT Leakage Current ACIN AND CHGLEV INPUTS CHGLEV Logic High Input Voltage CHGLEV Logic Low Input Voltage CHGLEV Leakage Current ACIN Voltage Thresholds ACIN Hysteresis Voltage ACIN Leakage Current TH INPUT TH Pull-Up Current VTH Upper Temperature Voltage Threshold VTHH VTH Lower Temperature Voltage Threshold VTHL VTH Hysteresis

TEST CONDITIONS

CHGIN Voltage Rising CHGIN Voltage Falling CHGIN Voltage Rising CHGIN Voltage Falling VCHGIN < VUVLO VCHGIN < VBAT + 50mV, VCHGIN > VUVLO VCHGIN > VBAT + 150mV, VCHGIN > VUVLO Charger disabled, IVSYS = 0mA IVSYS = 100mA ACIN = VSYS ACIN = GA, CHGLEV = GA ACIN = GA, CHGLEV = VSYS

IVSYS = 10mA

VnSTAT = 2V VnSTAT = 4.2V

VCHGLEV = 4.2V ACIN voltage rising ACIN voltage falling VACIN = 4.2V

VCHGIN > VBAT + 100mV, Hysteresis = 50mV Hot Detect NTC Thermistor

Cold Detect NTC Thermistor Upper and Lower Thresholds

MIN TYP MAX UNIT
100 200 µA
400 450 500
12 mA
91 102 110 µA V

Innovative PowerTM

Active-Semi Authorized Recipients and Customers ActivePMUTM and ActivePathTM are trademarks of Active-Semi. I2CTM is a trademark of NXP.
- 18 -

Copyright 2012 Active-Semi, Inc.

ActivePathTM CHARGER ELECTRICAL CHARACTERISTICS CONT’D

VCHGIN = 5.0V, TA = 25°C, unless otherwise specified.

PARAMETER

TEST CONDITIONS

CHARGER

ISET Pin Voltage

Fast Charge Precondition

Charge Termination Voltage VTERM

TA = -20°C to 70°C TA = -40°C to 85°C

ACIN = VSYS, CHGLEV = VSYS

Charge Current

Notice: we do not provide any warranties that information, datasheets, application notes, circuit diagrams, or software stored on this website are up-to-date or error free. The archived ACT8942QJ233-T Datasheet file may be downloaded here without warranties.

Datasheet ID: ACT8942QJ233-T 522786