74VCX162240 Low Voltage 16-Bit Inverting Buffer/Line Driver with 3.6V Tolerant Inputs and Outputs and 26 Series Resistors in Outputs
Part | Datasheet |
---|---|
![]() |
74VCX162240MTDX (pdf) |
Related Parts | Information |
---|---|
![]() |
74VCX162240MTD |
PDF Datasheet Preview |
---|
74VCX162240 Low Voltage 16-Bit Inverting Buffer/Line Driver with 3.6V Tolerant Inputs and Outputs and 26 Series Resistors in Outputs 74VCX162240 Low Voltage 16-Bit Inverting Buffer/Line Driver with 3.6V Tolerant Inputs and Outputs and 26 Series Resistors in Outputs The VCX162240 contains sixteen inverting buffers with 3-STATE outputs to be employed as a memory and address driver, clock driver, or bus oriented transmitter/ receiver. The device is nibble 4-bit controlled. Each nibble has separate 3-STATE control inputs which can be shorted together for full 16-bit operation. The 74VCX162240 is designed for low voltage 1.4V to 3.6V VCC applications with I/O capability up to 3.6V. The 74VCX162240 is also designed with 26 series resistors in the outputs. This design reduces line noise in applications such as memory address drivers, clock drivers, and bus transceivers/transmitters. The 74VCX162240 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation. s 1.4V to 3.6V VCC supply operation s 3.6V tolerant inputs and outputs s 26 series resistors in outputs s tPD ns max for 3.0V to 3.6V VCC s Power-off high impedance inputs and outputs s Supports live insertion and withdrawal Note 1 s Static Drive IOH/IOL r12 mA 3.0V VCC s Uses patented noise/EMI reduction circuitry s Latch-up performance exceeds 300 mA s ESD performance: Human body model ! 2000V Machine model ! 200V Note 1 To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pull-up resistor the minimum value of the resistor is determined by the current-sourcing capability of the driver. Ordering Code: Order Number Package Number Package Descriptions 74VCX162240MTD MTD48 48-Lead Thin Shrink Small Outline Package TSSOP , JEDEC MO-153, 6.1mm Wide Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code. Logic Symbol Pin Descriptions Pin Names Description Output Enable Input Active LOW Inputs Outputs 2005 Fairchild Semiconductor Corporation DS500091 74VCX162240 Connection Diagram Truth Tables Inputs Outputs Inputs Outputs Inputs OE3 L H Outputs Functional Description The 74VCX162240 contains sixteen inverting buffers with 3-STATE outputs. The device is nibble 4 bits controlled with each nibble functioning identically, but independent of each other. The control pins may be shorted together to obtain full 16-bit operation.The 3-STATE outputs are con- Logic Diagram Inputs Outputs H HIGH Voltage Level L LOW Voltage Level X Immaterial HIGH or LOW, inputs may not float Z High Impedance trolled by an Output Enable OEn input. When OEn is LOW, the outputs are in the 2-state mode. When OEn is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the inputs. 74VCX162240 Absolute Maximum Ratings Note 2 Supply Voltage VCC DC Input Voltage VI Output Voltage VO Outputs 3-STATED Outputs Active Note 3 DC Input Diode Current IIK VI 0V DC Output Diode Current IOK VO 0V VO ! VCC DC Output Source/Sink Current IOH/IOL DC VCC or GND Current per Supply Pin ICC or GND Storage Temperature Range TSTG to VCC r50.0 mA r100 mA to Recommended Operating Conditions Note 4 Power Supply Operating 1.4V to 3.6V Data Retention Only 1.2V to 3.6V |
More datasheets: ACS755SCB-200-PSF | BB-BONE-BATT-01 | EC19D01-RL | EC19D01SD | EC19D01DK | EC19D01WADK | EC19D01-R2 | M113242 SL002 | M113242 SL005 | M113242 SL001 |
Notice: we do not provide any warranties that information, datasheets, application notes, circuit diagrams, or software stored on this website are up-to-date or error free. The archived 74VCX162240MTDX Datasheet file may be downloaded here without warranties.