MPC9351FA

MPC9351FA Datasheet

Order this document by MPC9351/D

Part	Datasheet
MPC9351FA	MPC9351FA (pdf)

PDF Datasheet Preview
MOTOROLA Freescale Semiconductor, Inc. SEMICONDUCTOR TECHNICAL DATA Order this document by MPC9351/D Freescale Semiconductor, Inc... Low Voltage PLL Clock Driver MPC9351 The MPC9351 is a 2.5V and 3.3V compatible, PLL based clock generator targeted for high performance clock distribution systems. With output frequencies of up to 200 MHz and a maximum output skew of 150 ps the MPC9351 is an ideal solution for the most demanding clock tree designs. The device offers 9 low skew clock outputs, each is configurable to support the clocking needs of the various high-performance microprocessors including the PowerQuicc II integrated communication microprocessor. The extended temperature range of the MPC9351 supports telecommunication and networking requirements.The devices employs a fully differential PLL design to minimize cycle-to-cycle and long-term jitter. LOW VOLTAGE 2.5V AND 3.3V PLL CLOCK GENERATOR Features • 9 outputs LVCMOS PLL clock generator • 25 - 200 MHz output frequency range • Fully integrated PLL • 2.5V and 3.3V compatible • Compatible to various microprocessors such as PowerQuicc II • Supports networking, telecommunications and computer applications • Configurable outputs divide-by-2, 4 and 8 of VCO frequency • LVPECL and LVCMOS compatible inputs • External feedback enables zero-delay configurations FA SUFFIX LQFP PACKAGE CASE • Output enable/disable and static test mode PLL enable/disable • Low skew characteristics maximum 150 ps output-to-output • Cycle-to-cycle jitter max. 22 ps RMS • 32 lead LQFP package • Ambient Temperature Range to +85°C Functional Description The MPC9351 utilizes PLL technology to frequency and phase lock its outputs onto an input reference clock. Normal operation of the MPC9351 requires a connection of one of the device outputs to the EXT_FB input to close the PLL feedback path. The reference clock frequency and the output divider for the feedback path determine the VCO frequency. Both must be selected to match the VCO frequency range. With available output dividers of divide-by-2, divide-by-4 and divide-by-8 the internal VCO of the MPC9351 is running at either 2x, 4x or 8x of the reference clock frequency. The frequency of the QA, QB, QC and QD outputs is either the one half, one fourth or one eighth of the selected VCO frequency and can be configured for each output bank using the FSELA, FSELB, FSELC and FSELD pins, respectively. The available output to input frequency ratios are 4:1, 2:1, 1:1, 1:2 and The REF_SEL pin selects the differential LVPECL PCLK and PCLK or the LVCMOS compatible reference input TCLK . The MPC9351 also provides a static test mode when the PLL enable pin PLL_EN is pulled to logic low state. In test mode, the selected input reference clock is routed directly to the output dividers bypassing the PLL. The test mode is intended for system diagnostics, test and debug purpose. This test mode is fully static and the minimum clock frequency specification does not apply. The outputs can be disabled by deasserting the OE pin logic high state . In PLL mode, deasserting OE causes the PLL to loose lock due to no feedback signal presence at EXT_FB. Asserting OE will enable the outputs and close the phase locked loop, also enabling the PLL to recover to normal operation. The MPC9351 is fully 2.5V and 3.3V compatible and requires no external loop filter components. All inputs except PCLK and PCLK accept LVCMOS signals while the outputs provide LVCMOS compatible W levels with the capability to drive terminated 50 transmission lines. For series terminated transmission lines, each of the MPC9351 outputs can drive one or two traces giving the devices an effective fanout of The device is packaged in a 7x7 mm2 32-lead LQFP package. Application Information The fully integrated PLL of the MPC9351 allows the low skew outputs to lock onto a clock input and distribute it with essentially zero propagation delay to multiple components on the board. In zero-delay buffer mode, the PLL minimizes phase offset between the outputs and the reference signal. 06/01 Motorola, Inc. 2001 Freescale Semiconductor, Inc... MPC9351 Freescale Semiconductor, Inc. PCLK TCLK REF_SEL pullup 0 pulldown pulldown Ref PLL 0 ÷2

PDF Datasheet Preview

MOTOROLA

Freescale Semiconductor, Inc.

SEMICONDUCTOR TECHNICAL DATA

Order this document by MPC9351/D

Freescale Semiconductor, Inc...

Low Voltage PLL Clock Driver

MPC9351

The MPC9351 is a 2.5V and 3.3V compatible, PLL based clock generator targeted for high performance clock distribution systems. With output frequencies of up to 200 MHz and a maximum output skew of 150 ps the MPC9351 is an ideal solution for the most demanding clock tree designs. The device offers 9 low skew clock outputs, each is configurable to support the clocking needs of the various high-performance microprocessors including the PowerQuicc II integrated communication microprocessor. The extended temperature range of the MPC9351 supports telecommunication and networking requirements.The devices employs a fully differential PLL design to minimize cycle-to-cycle and long-term jitter.

LOW VOLTAGE 2.5V AND 3.3V PLL CLOCK GENERATOR

Features
• 9 outputs LVCMOS PLL clock generator
• 25 - 200 MHz output frequency range
• Fully integrated PLL
• 2.5V and 3.3V compatible
• Compatible to various microprocessors such as PowerQuicc II
• Supports networking, telecommunications and computer applications
• Configurable outputs divide-by-2, 4 and 8 of VCO frequency
• LVPECL and LVCMOS compatible inputs
• External feedback enables zero-delay configurations

FA SUFFIX LQFP PACKAGE CASE
• Output enable/disable and static test mode PLL enable/disable
• Low skew characteristics maximum 150 ps output-to-output
• Cycle-to-cycle jitter max. 22 ps RMS
• 32 lead LQFP package
• Ambient Temperature Range to +85°C

Functional Description The MPC9351 utilizes PLL technology to frequency and phase lock its outputs onto an input reference clock. Normal operation
of the MPC9351 requires a connection of one of the device outputs to the EXT_FB input to close the PLL feedback path. The reference clock frequency and the output divider for the feedback path determine the VCO frequency. Both must be selected to match the VCO frequency range. With available output dividers of divide-by-2, divide-by-4 and divide-by-8 the internal VCO of the MPC9351 is running at either 2x, 4x or 8x of the reference clock frequency. The frequency of the QA, QB, QC and QD outputs is either the one half, one fourth or one eighth of the selected VCO frequency and can be configured for each output bank using the FSELA, FSELB, FSELC and FSELD pins, respectively. The available output to input frequency ratios are 4:1, 2:1, 1:1, 1:2 and The REF_SEL pin selects the differential LVPECL PCLK and PCLK or the LVCMOS compatible reference input TCLK . The MPC9351 also provides a static test mode when the PLL enable pin PLL_EN is pulled to logic low state. In test mode, the selected input reference clock is routed directly to the output dividers bypassing the PLL. The test mode is intended for system diagnostics, test and debug purpose. This test mode is fully static and the minimum clock frequency specification does not apply. The outputs can be disabled by deasserting the OE pin logic high state . In PLL mode, deasserting OE causes the PLL to loose lock due to no feedback signal presence at EXT_FB. Asserting OE will enable the outputs and close the phase locked loop, also enabling the PLL to recover to normal operation. The MPC9351 is fully 2.5V and 3.3V compatible and requires no external loop filter components. All inputs except PCLK and PCLK accept LVCMOS signals while the outputs provide LVCMOS compatible

W levels with the capability to drive terminated 50 transmission lines. For series terminated transmission lines, each of the

MPC9351 outputs can drive one or two traces giving the devices an effective fanout of The device is packaged in a 7x7 mm2 32-lead LQFP package.

Application Information The fully integrated PLL of the MPC9351 allows the low skew outputs to lock onto a clock input and distribute it with essentially
zero propagation delay to multiple components on the board. In zero-delay buffer mode, the PLL minimizes phase offset between
the outputs and the reference signal.
06/01

Motorola, Inc. 2001

Freescale Semiconductor, Inc...

MPC9351

Freescale Semiconductor, Inc.

PCLK TCLK

REF_SEL
pullup 0
pulldown
pulldown

Ref PLL
0 ÷2

Notice: we do not provide any warranties that information, datasheets, application notes, circuit diagrams, or software stored on this website are up-to-date or error free. The archived MPC9351FA Datasheet file may be downloaded here without warranties.

Datasheet ID: MPC9351FA 635564