AK5366VQ
AK5366VQ Datasheet
[AK5366]
| Part | Datasheet |
|---|---|
AK5366VQ |
AK5366VQ (pdf) |
| PDF Datasheet Preview |
|---|
| [AK5366] AK5366 24-Bit 48kHz ADC with Selector/PGA/ALC GENERAL DESCRIPTION AK5366 is a high-performance 24-bit, 48kHz sampling ADC for consumer audio and digital recording applications. Thanks to AKM’s Enhanced Dual-Bit modulator architecture, this analog-to-digital converter has an impressive dynamic range of 103dB with a high level of integration. The AK5366 has a 5-channel stereo input selector, an input Programmable Gain Amplifier with an ALC function. All this integration with high-performance makes the AK5366 well suited for CD and DVD recording systems. FEATURES 24bit Stereo ADC • 5ch Stereo Inputs Selector • Input PGA from +18dB to 0dB, 0.5dB Step • Peak Hold Function • Auto Level Control ALC Circuit • Digital HPF for offset cancellation • Digital Attenuator from +8dB to −63dB, Mute • Soft Mute • Single-end Inputs • S/ N+D 94dB • DR, S/N 103dB • Audio I/F Format 24bit MSB justified, I2S 3-wire Serial uP Interface / I2C-Bus Master / Slave Mode Master Clock 256fs/384fs/512fs Sampling Rate 32kHz to 48kHz Power Supply • AVDD ~ 5.25V typ. 5.0V • DVDD ~ 5.25V typ. 3.3V • TVDD ~ 5.25V for input tolerant typ. 5.0V Ta = −40 ~ 85°C Package 44pin LQFP AK5365 Semi-Pin Compatible MS0309-E-01 -1- 2012/11 - Block Diagram LIN1 LIN2 LIN3 LIN4 LIN5 RIN1 RIN2 RIN3 RIN4 RIN5 LOPIN LOUT M/S IPGAL Pre-Amp IPGA ALC Pre-Amp IPGA ALC SEL2 SEL1 SEL0 ADC HPF DATT Peak Hold Audio I/F Controller Control Register I/F ROPIN ROUT IPGAR SMUTE Block diagram CSN CCLK CDTI CAD1 SCL SDA [AK5366] AVDD AVSS DVDD DVSS LRCK BICK MCLK SDTO TVDD VCOM MS0309-E-01 -2- 2012/11 - Ordering Guide AK5366VQ AKD5366 - Pin Layout [AK5366] −40 ~ +85°C 44pin LQFP 0.8mm pitch Evaluation Board for AK5366 RIN5 TEST8 RIN4 TEST7 RIN3 TEST6 RIN2 TEST5 RIN1 M/S I2C LIN5 TEST1 LIN4 TEST2 LIN3 TEST3 LIN2 TEST4 LIN1 LOPIN LOUT 44 43 42 41 40 39 38 37 36 35 34 AK5366VQ Top View 12 13 14 15 16 17 18 19 20 21 22 CSN/CAD1 CCLK/SCL CDTI/SDA SEL2 SEL1 SEL0 SMUTE TVDD PDN MCLK LRCK IPGAL IPGAR ROUT ROPIN AVDD AVSS VCOM DVSS DVDD SDTO BICK MS0309-E-01 -3- 2012/11 [AK5366] - Compatibility with AK5365 Pin 26 Pin 34 fs ALC bit default value REF7-0 bit default value IPGA Gain DATT Volume MCLK AC Coupling Input Peak Hold Circuit I2C Speed 5V tolerant AK5365 ALC CTRL max. 96kHz “0” ALC=OFF “89H” +4.5dB 0dB ~ +12dB −72dB ~ 0dB No 100kHz No AK5366 TVDD I2C max. 48kHz “1” ALC=ON “8EH” +7.0dB ~ +18dB −63dB ~ +8dB Yes 400kHz Yes 1 Pin Compatibility Pin 26 Pin 34 AK5365 ALC CTRL AK5366 TVDD 2 Software Compatibility Addr 00H 01H 02H 03H 04H 05H 06H 07H 08H 09H 0AH 0BH 0CH 0DH Register Name Power Down & Reset Control Input Selector Control Clock & Format Control Timer Select Lch IPGA Control Rch IPGA Control ALC Mode Control 1 ALC Mode Control 2 Lch DATT Control Rch DATT Control Lch Peak Hold Low Byte Lch Peak Hold High Byte Rch Peak Hold Low Byte Rch Peak Hold High Byte 0 IPGL7 IPGR7 0 REF7 ATTL7 ATTR7 PHL7 PHL15 PHR7 PHR15 0 IPGL6 IPGR6 0 REF6 ATTL6 ATTR6 PHL6 PHL14 PHR6 PHR14 0 LTM1 IPGL5 IPGR5 ZELMN REF5 ATTL5 ATTR5 PHL5 PHL13 PHR5 PHR13 0 LTM0 IPGL4 IPGR4 ALC REF4 ATTL7 ATTR4 PHL4 PHL12 PHR4 PHR12 0 DIF ZTM1 IPGL3 IPGR3 FR REF3 ATTL7 ATTR3 PHL3 PHL11 PHR3 PHR11 MCKPD SEL2 CKS1 ZTM0 IPGL2 IPGR2 LMTH REF2 ATTL7 ATTR2 PHL2 PHL10 PHR2 PHR10 |
| More datasheets: CY7C2568KV18-400BZC | CY7C2568KV18-500BZC | CY7C2570KV18-500BZC | CY7C2568KV18-400BZXC | CD4099BCN | 2094 | 1871 | CY2318ANZPVXC-11 | CY2318ANZPVXC-11T | CY2318ANZPVC-11 |
Notice: we do not provide any warranties that information, datasheets, application notes, circuit diagrams, or software stored on this website are up-to-date or error free. The archived AK5366VQ Datasheet file may be downloaded here without warranties.