DM74AS573WMX

DM74AS573WMX Datasheet

DM74AS573 Octal D-Type Transparent Latch with 3-STATE Outputs

Part	Datasheet
DM74AS573WMX	DM74AS573WMX (pdf)

Related Parts	Information
DM74AS573WM	DM74AS573WM
DM74AS573N	DM74AS573N

PDF Datasheet Preview
DM74AS573 Octal D-Type Transparent Latch with 3-STATE Outputs DM74AS573 Octal D-Type Transparent Latch with 3-STATE Outputs These 8-bit registers feature totem-pole 3-STATE outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased HIGH-logic-level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. The eight latches of the DM74AS573 are transparent Dtype latches, meaning that while the enable G is HIGH the Q outputs will follow the data D inputs. When the enable is taken LOW the output will be latched at the level of the data that was set UP. A buffered output control input can be used to place the eight outputs in either a normal logic state HIGH or LOW logic levels or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly. The output control does not affect the internal operation of the latches. That is, the old data can be retained or new data can be entered even while the outputs are OFF. The pin-out is arranged to ease printed circuit board layout. All data inputs are on one side of the package while all the outputs are on the other side. s Switching specifications at 50 pF s Switching specifications guaranteed over full tempera- ture and VCC range s Advanced oxide-isolated, ion-implanted Schottky TTL process s Functionally equivalent with DM74S373 s Improved AC performance over DM74S373 at approxi- mately half the power s 3-STATE buffer-type outputs drive bus lines directly s Bus structured pinout Ordering Code: Order Number Package Number Package Description DM74AS573WM M20B 20-Lead Small Outline Integrated Circuit SOIC , JEDEC MS-013, Wide DM74AS573N N20A 20-Lead Plastic Dual-In-Line Package PDIP , JEDEC MS-001, Wide Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code. Connection Diagram 2000 Fairchild Semiconductor Corporation DS006313 DM74AS573 Function Table Output Enable Output Control L = LOW State H = HIGH State X = Don’t Care Z = High Impedance State Q0 = Previous Condition of Q Logic Diagram DM74AS573 Absolute Maximum Ratings Note 1 Supply Voltage Input Voltage Applied to Disabled Output Operating Free Air Temperature Range Storage Temperature Range Typical N Package M Package 7V 5.5V 0°C to +70°C −65°C to +150°C 52.0°C/W 70.0°C/W Note 1 The “Absolute Maximum Ratings” are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The “Recommended Operating Conditions” table will define the conditions for actual device operation. Recommended Operating Conditions Parameter Supply Voltage HIGH Level Input Voltage LOW Level Input Voltage HIGH Level Output Current LOW Level Output Current Width of Enable Pulse HIGH Data Setup Time Note 2 Data Hold Time Note 2 Free Air Operating Temperature Note 2 The arrow indicates the positive edge of the Clock is used for reference. Nom 5 Units −15 Electrical Characteristics over recommended operating free air temperature range. All typical values are measured at VCC = 5V, TA = 25°C. Parameter Conditions VIK VOH II IIH IIL IO Note 3 IOZH IOZL

PDF Datasheet Preview

DM74AS573 Octal D-Type Transparent Latch with 3-STATE Outputs

DM74AS573 Octal D-Type Transparent Latch with 3-STATE Outputs

These 8-bit registers feature totem-pole 3-STATE outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased HIGH-logic-level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight latches of the DM74AS573 are transparent Dtype latches, meaning that while the enable G is HIGH the Q outputs will follow the data D inputs. When the enable is taken LOW the output will be latched at the level of the data that was set UP.

A buffered output control input can be used to place the eight outputs in either a normal logic state HIGH or LOW logic levels or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly.

The output control does not affect the internal operation of the latches. That is, the old data can be retained or new data can be entered even while the outputs are OFF.

The pin-out is arranged to ease printed circuit board layout. All data inputs are on one side of the package while all the outputs are on the other side.
s Switching specifications at 50 pF s Switching specifications guaranteed over full tempera-
ture and VCC range s Advanced oxide-isolated, ion-implanted Schottky TTL
process s Functionally equivalent with DM74S373 s Improved AC performance over DM74S373 at approxi-
mately half the power s 3-STATE buffer-type outputs drive bus lines directly s Bus structured pinout
Ordering Code:

Order Number Package Number

Package Description

DM74AS573WM

M20B
20-Lead Small Outline Integrated Circuit SOIC , JEDEC MS-013, Wide

DM74AS573N

N20A
20-Lead Plastic Dual-In-Line Package PDIP , JEDEC MS-001, Wide
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.

Connection Diagram
2000 Fairchild Semiconductor Corporation DS006313

DM74AS573

Function Table

Output

Enable

Output

Control

L = LOW State H = HIGH State X = Don’t Care Z = High Impedance State Q0 = Previous Condition of Q

Logic Diagram

DM74AS573

Absolute Maximum Ratings Note 1

Supply Voltage Input Voltage Applied to Disabled Output Operating Free Air Temperature Range Storage Temperature Range Typical

N Package M Package
7V 5.5V 0°C to +70°C −65°C to +150°C
52.0°C/W 70.0°C/W

Note 1 The “Absolute Maximum Ratings” are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The “Recommended Operating Conditions” table will define the conditions for actual device operation.

Recommended Operating Conditions

Parameter

Supply Voltage

HIGH Level Input Voltage

LOW Level Input Voltage

HIGH Level Output Current

LOW Level Output Current

Width of Enable Pulse

HIGH

Data Setup Time Note 2

Data Hold Time Note 2

Free Air Operating Temperature

Note 2 The arrow indicates the positive edge of the Clock is used for reference.

Nom 5

Units
−15

Electrical Characteristics
over recommended operating free air temperature range. All typical values are measured at VCC = 5V, TA = 25°C.

Parameter

Conditions

VIK VOH

II IIH IIL IO Note 3 IOZH

IOZL

Notice: we do not provide any warranties that information, datasheets, application notes, circuit diagrams, or software stored on this website are up-to-date or error free. The archived DM74AS573WMX Datasheet file may be downloaded here without warranties.

Datasheet ID: DM74AS573WMX 513735