74VCX32244G

74VCX32244G Datasheet

74VCX32244 Low Voltage 32-Bit Buffer/Line Driver with 3.6V Tolerant Inputs and Outputs

Part	Datasheet
74VCX32244G	74VCX32244G (pdf)

Related Parts	Information
74VCX32244GX	74VCX32244GX

PDF Datasheet Preview
74VCX32244 Low Voltage 32-Bit Buffer/Line Driver with 3.6V Tolerant Inputs and Outputs 74VCX32244 Low Voltage 32-Bit Buffer/Line Driver with 3.6V Tolerant Inputs and Outputs The VCX32244 contains thirty-two non-inverting buffers with 3-STATE outputs to be employed as a memory and address driver, clock driver, or bus oriented transmitter/ receiver. The device is nibble 4-bit controlled. Each nibble has separate 3-STATE control inputs which can be shorted together for 8-bit, 16-bit or full 32-bit operation. The 74VCX32244 is designed for low voltage 1.2V to 3.6V VCC applications with I/O capability up to 3.6V. The 74VCX32244 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation. s 1.2V to 3.6V VCC supply operation s 3.6V tolerant inputs and outputs s tPD ns max for 3.0V to 3.6V VCC s Power-off high impedance inputs and outputs s Supports live insertion and withdrawal Note 1 s Static Drive IOH/IOL ±24 mA 3.0V VCC s Uses patented noise/EMI reduction circuitry s Latch-up performance exceeds 300 mA s ESD performance: Human body model > 2000V Machine model > 200V s Packages in plastic Fine-Pitch Ball Grid Array FBGA Note 1 To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pull-up resistor the minimum value of the resistor is determined by the current-sourcing capability of the driver. Ordering Code: Order Number Package Number Package Description 74VCX32244G Note 2 Note 3 BGA96A 96-Ball Fine-Pitch Ball Grid Array FBGA , JEDEC MO-205, 5.5mm Wide Note 2 Ordering code “G” indicates Trays. Note 3 Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code. Logic Symbol 2002 Fairchild Semiconductor Corporation DS500416 74VCX32244 Connection Diagram Top Thru View Pin Descriptions Pin Names Output Enable Input Active LOW Inputs Outputs FBGA Pin Assignments O0 OE1 OE2 O2 GND I2 O6 GND I6 O8 GND I8 O10 VCC O13 O12 GND I12 O14 O15 OE4 OE3 I15 O17 O16 OE5 OE6 I16 O19 018 GND I18 O21 O20 VCC O23 O22 GND I22 O25 O24 GND I24 O27 O26 VCC O29 O28 GND I28 O30 O31 OE8 OE7 I31 Truth Tables Inputs I0-I3 Outputs O0-O3 L H Z Inputs I4-I7 Outputs O4-O7 L H Z Inputs OE3 L H I8-I11 L H X Outputs Inputs OE4 L H I12-I15 L H X

PDF Datasheet Preview

74VCX32244 Low Voltage 32-Bit Buffer/Line Driver with 3.6V Tolerant Inputs and Outputs
74VCX32244 Low Voltage 32-Bit Buffer/Line Driver with 3.6V Tolerant Inputs and Outputs

The VCX32244 contains thirty-two non-inverting buffers with 3-STATE outputs to be employed as a memory and address driver, clock driver, or bus oriented transmitter/ receiver. The device is nibble 4-bit controlled. Each nibble has separate 3-STATE control inputs which can be shorted together for 8-bit, 16-bit or full 32-bit operation.

The 74VCX32244 is designed for low voltage 1.2V to 3.6V VCC applications with I/O capability up to 3.6V.

The 74VCX32244 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.
s 1.2V to 3.6V VCC supply operation s 3.6V tolerant inputs and outputs s tPD
ns max for 3.0V to 3.6V VCC s Power-off high impedance inputs and outputs s Supports live insertion and withdrawal Note 1 s Static Drive IOH/IOL
±24 mA 3.0V VCC s Uses patented noise/EMI reduction circuitry s Latch-up performance exceeds 300 mA s ESD performance:

Human body model > 2000V Machine model > 200V s Packages in plastic Fine-Pitch Ball Grid Array FBGA

Note 1 To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pull-up resistor the minimum value of the resistor is determined by the current-sourcing capability of the driver.
Ordering Code:

Order Number Package Number

Package Description
74VCX32244G Note 2 Note 3

BGA96A
96-Ball Fine-Pitch Ball Grid Array FBGA , JEDEC MO-205, 5.5mm Wide
Note 2 Ordering code “G” indicates Trays. Note 3 Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.

Logic Symbol
2002 Fairchild Semiconductor Corporation DS500416
74VCX32244

Connection Diagram

Top Thru View

Pin Descriptions

Pin Names

Output Enable Input Active LOW Inputs Outputs

FBGA Pin Assignments

O0 OE1 OE2

O2 GND I2

O6 GND I6

O8 GND I8

O10 VCC

O13 O12 GND I12

O14 O15 OE4 OE3 I15

O17 O16 OE5 OE6 I16

O19 018 GND I18

O21 O20 VCC

O23 O22 GND I22

O25 O24 GND I24

O27 O26 VCC

O29 O28 GND I28

O30 O31 OE8 OE7 I31

Truth Tables

Inputs

I0-I3

Outputs

O0-O3 L H Z

Inputs

I4-I7

Outputs

O4-O7 L H Z

Inputs

OE3 L H

I8-I11 L H X

Outputs

Inputs

OE4 L H

I12-I15 L H X

Notice: we do not provide any warranties that information, datasheets, application notes, circuit diagrams, or software stored on this website are up-to-date or error free. The archived 74VCX32244G Datasheet file may be downloaded here without warranties.

Datasheet ID: 74VCX32244G 513475