74ALVCH245MTCX

74ALVCH245MTCX Datasheet


74ALVCH245 Low Voltage Bidirectional Transceiver with Bushold

Part Datasheet
74ALVCH245MTCX 74ALVCH245MTCX 74ALVCH245MTCX (pdf)
Related Parts Information
74ALVCH245WM 74ALVCH245WM 74ALVCH245WM
74ALVCH245WMX 74ALVCH245WMX 74ALVCH245WMX
74ALVCH245MTC 74ALVCH245MTC 74ALVCH245MTC
PDF Datasheet Preview
74ALVCH245 Low Voltage Bidirectional Transceiver with Bushold
74ALVCH245 Low Voltage Bidirectional Transceiver with Bushold

The ALVCH245 contains eight non-inverting bidirectional buffers with 3-STATE outputs and is intended for bus oriented applications. The T/R input determines the direction of data flow. The OE input disables both the A and B Ports by placing them in a high impedance state. The ALVCH245 data inputs include active bushold circuitry, eliminating the need for external pull-up resistors to hold unused or floating data inputs at a valid logic level.

The 74ALVCH245 is designed for low voltage 1.65V to 3.6V VCC applications.

The 74ALVCH245 is fabricated with an advanced CMOS technology to achieve high-speed operation while maintaining low CMOS power dissipation.
s 1.65V to 3.6V VCC supply operation s Bushold on data inputs eliminates the need for external
pull-up/pull-down resistors s tPD
ns max for 3.0V to 3.6V VCC ns max for 2.3V to 2.7V VCC 6 ns max for 1.65V to 1.95V VCC s Uses patented Quiet Series noise/EMI reduction circuitry s Latchup conforms to JEDEC JED78 s ESD performance Human body model > 2000V Machine model > 200V
Ordering Code:

Order Number Package Number

Package Description
74ALVCH245WM

M20B
20-Lead Small Outline Integrated Circuit SOIC , JEDEC MS-013, Wide
74ALVCH245MTC

MTC20
20-Lead Thin Shrink Small Outline Package TSSOP , JEDEC MO-153, 4.4mm Wide
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.

Logic Symbol

Pin Descriptions

Pin Names

OE T/R

Output Enable Input Active LOW Transmit/Receive Input Side A Bushold Inputs or 3-STATE Outputs Side B Bushold Inputs or 3-STATE Outputs

Quiet is a trademark of Fairchild Semiconductor Corporation.
2002 Fairchild Semiconductor Corporation DS500648
74ALVCH245

Connection Diagram Logic Diagram

Truth Table

Inputs

Outputs

OE T/R

L Bus Data to Bus

H Bus Data to Bus

X HIGH Z State on

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial Z = High Impedance
74ALVCH245

Absolute Maximum Ratings Note 1

Supply Voltage VCC DC Input Voltage VI Output Voltage VO Note 2 DC Input Diode Current IIK

VI < 0V DC Output Diode Current IOK

VO < 0V DC Output Source/Sink Current

IOH/IOL DC VCC or GND Current per

Supply Pin ICC or GND Storage Temperature Range TSTG
−0.5V to +4.6V −0.5V to 4.6V
−0.5V to VCC +0.5V
−50 mA
−50 mA
±50 mA
±100 mA −65°C to +150°C

Recommended Operating Conditions Note 3

Power Supply

Operating
1.65V to 3.6V

Input Voltage VI Output Voltage VO Free Air Operating Temperature TA Minimum Input Edge Rate
0V to VCC 0V to VCC −40°C to +85°C

VIN = 0.8V to 2.0V, VCC = 3.0V
10 ns/V

Note 1 The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The “Recommended Operating Conditions” table will define the conditions for actual device operation.

Note 2 IO Absolute Maximum Rating must be observed, limited to 4.6V.
More datasheets: ADA4930-1SCPZ-EPR7 | ADA4930-2YCPZ-RL | ADA4930-1SCPZ-EPRL | ADA4930-1SCPZ-EPR2 | BF199_J35Z | BF199_D74Z | BF199 | 2047 | 74ALVCH245WM | 74ALVCH245WMX


Notice: we do not provide any warranties that information, datasheets, application notes, circuit diagrams, or software stored on this website are up-to-date or error free. The archived 74ALVCH245MTCX Datasheet file may be downloaded here without warranties.

Datasheet ID: 74ALVCH245MTCX 513255