74AC10, 74ACT10 Triple 3-Input NAND Gate
Part | Datasheet |
---|---|
![]() |
74ACT10SC (pdf) |
Related Parts | Information |
---|---|
![]() |
74ACT10MTCX |
![]() |
74ACT10MTC |
![]() |
74ACT10SCX |
![]() |
74AC10MTC |
![]() |
74AC10SJX |
![]() |
74AC10MTCX |
![]() |
74AC10SJ |
![]() |
74AC10SCX |
![]() |
74AC10SC |
![]() |
74AC10PC |
PDF Datasheet Preview |
---|
74AC10, 74ACT10 Triple 3-Input NAND Gate January 2008 74AC10, 74ACT10 Triple 3-Input NAND Gate • ICC reduced by 50% on 74AC only • Outputs source/sink 24mA The AC/ACT10 contains three, 3-input NAND gates. Ordering Information Order Number Package Number Package Description 74AC10SC 74AC10SJ 74AC10MTC 74AC10PC 74ACT10SC 74ACT10MTC M14A M14D MTC14 N14A M14A MTC14 14-Lead Small Outline Integrated Circuit SOIC , JEDEC MS-012, Narrow 14-Lead Small Outline Package SOP , EIAJ TYPE II, 5.3mm Wide 14-Lead Thin Shrink Small Outline Package TSSOP , JEDEC MO-153, 4.4mm Wide 14-Lead Plastic Dual-In-Line Package PDIP , JEDEC MS-001, Wide 14-Lead Small Outline Integrated Circuit SOIC , JEDEC MS-012, Narrow 14-Lead Thin Shrink Small Outline Package TSSOP , JEDEC MO-153, 4.4mm Wide Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering number. All packages are lead free per JEDEC J-STD-020B standard. Connection Diagram Logic Symbol IEEE/IEC Pin Description Pin Names An, Bn, Cn On Description Inputs Outputs 74AC10, 74ACT10 Triple 3-Input NAND Gate Absolute Maximum Ratings Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only. Parameter VCC IIK VI IOK VO IO ICC or IGND TSTG TJ Supply Voltage DC Input Diode Current VI = VI = VCC + 0.5V DC Input Voltage DC Output Diode Current VO = VO = VCC + 0.5V DC Output Voltage DC Output Source or Sink Current DC VCC or Ground Current per Output Pin Storage Temperature Junction Temperature Rating to +7.0V +20mA to VCC + 0.5V +20mA to VCC + 0.5V ±50mA ±50mA to +150°C 140°C Recommended Operating Conditions The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings. Symbol VCC VI VO TA / Parameter Supply Voltage AC ACT Input Voltage Output Voltage Operating Temperature Minimum Input Edge Rate, AC Devices VIN from 30% to 70% of VCC, VCC 3.3V, 4.5V, 5.5V Minimum Input Edge Rate, ACT Devices VIN from 0.8V to 2.0V, VCC 4.5V, 5.5V Rating 2.0V to 6.0V 4.5V to 5.5V 0V to VCC 0V to VCC to +85°C 125mV/ns 125mV/ns 1988 Fairchild Semiconductor Corporation 74AC10, 74ACT10 Triple 3-Input NAND Gate DC Electrical Characteristics for AC Parameter VIH Minimum HIGH Level Input Voltage VIL Maximum LOW Level Input Voltage VOH Minimum HIGH Level Output Voltage VOL Maximum LOW Level Output Voltage IIN 3 IOLD IOHD ICC 3 Maximum Input Leakage Current |
More datasheets: BCM5461SA1IPFG | DSR6U600P5-13 | 74ACT10MTCX | 74ACT10MTC | 74ACT10SCX | 74AC10MTC | 74AC10SJX | 74AC10MTCX | 74AC10SJ | 74AC10SCX |
Notice: we do not provide any warranties that information, datasheets, application notes, circuit diagrams, or software stored on this website are up-to-date or error free. The archived 74ACT10SC Datasheet file may be downloaded here without warranties.