Power Supply Options<br>• Pin Compatible with STAC9700/21/56<br>• 100% Compatible with STAC9750/52<br>• IDT Surround SS3D Stereo Enhancement<br>• Energy Saving Dynamic Power Modes<br>• Multi-CODEC Option Intel AC'97 rev<br>• Six Analog Line-level Inputs<br>• 103dB SNR LINE-LINE
Part | Datasheet |
---|---|
![]() |
IDTSTAC9766XXTAEC1X (pdf) |
Related Parts | Information |
---|---|
![]() |
IDTSTAC9767XXTAEC1XR |
![]() |
IDTSTAC9766XXTAEC1XR |
![]() |
IDTSTAC9767XXTAEC1X |
PDF Datasheet Preview |
---|
DATASHEET TWO-CHANNEL, 20-BIT, AC’97 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING STAC9766/9767 RELATED MATERIALS Capability • V STAC9767 and +5 V STAC9766 Analog KEY SPECIFICATIONS • Analog LINE_OUT SNR 103 dB • Digital DAC SNR 95 dB • Digital ADC SNR 85 dB • Full-scale Total Harmonic Distortion • Crosstalk Between Input Channels -70 dB • Spurious Tone Rejection 100 dB • Data Sheet • Reference Designs The STAC9766/9767 incorporates IDT's proprietary technology The AC’97 CODEC is designed to achieve a DAC SNR in excess of 103dB. The DACs, ADCs and mixer are integrated with analog I/ Os, which include four analog line-level stereo inputs, two analog line-level mono inputs, two stereo outputs, and one mono output channel. The STAC9766/9767 includes digital input/output capability for support of modern PC systems with an output that supports the SPDIF format. The STAC9766/9767 is a standard 2-channel stereo CODEC. With IDT’s headphone drive capability, headphones can be driven with without an external amplifier. The STAC9766/9767 communicates via the five-wire AC-Link to any digital component of AC'97, providing flexibility in the audio system design. Packaged in an AC'97 compliant 48-pin TQFP, the STAC9766/9767 can be placed on a motherboard, daughter boards, PCI, AMR, CNR, MDC or ACR cards. The STAC9766/9767 provides variable sample rate Digital-to-Analog DA and Analog-to-Digital AD conversion, mixing and analog processing. Supported audio sample rates include 48KHz, 44.1KHz, 32KHz, 22.05KHz, 16KHz, 11.025KHz, and 8 KHz additional rates are supported in the STAC9766/9767 soft audio drivers. All ADCs and DACs operate at 20-bit resolution. The STAC9766/9767 includes full Stereo Microphone TWO-CHANNEL, 20-BIT, AC’97 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING STAC9766/9767 V 12/06 STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING PC AUDIO Table of Contents CHARACTERISTICS AND SPECIFICATIONS Electrical Specifications 9 AC Timing Characteristics 13 TYPICAL CONNECTION DIAGRAM Split Independent Power Supply Operation 18 CONTROLLER, CODEC AND AC-LINK AC-link Physical interface 20 Controller to Single CODEC 20 Controller to Multiple CODECs 22 Clocking for Multiple CODEC Implementations 23 AC-link Power Management 24 AC-LINK DIGITAL INTERFACE Overview 27 AC-link Serial Interface Protocol 28 AC-link Output Frame SDATA_OUT 31 AC-link Input Frame SDATA_IN 34 AC-link Interoperability Requirements and Recommendations 38 Slot Assignments for Audio 39 STAC9766/9767 MIXER Description 41 Mixer Functional Diagrams 42 Mixer Analog Input 43 Mixer Analog Output 43 SPDIF AND PC BEEP SPDIF Digital Mux PC Beep Implementation 44 PROGRAMMING REGISTERS Register Descriptions 47 General Purpose Input & Outputs 65 Extended CODEC Registers Page Structure Definition 68 STAC9766/9767 Paging Registers 69 Vendor ID1 and ID2 Index 7Ch and 7Eh 79 LOW POWER MODES MULTIPLE CODEC SUPPORT Primary/Secondary CODEC Selection 83 Secondary CODEC Register Access Definitions 84 TESTABILITY ATE Test Mode 85 ORDERING INFORMATION STAC9766/9767 Family Options and Part Order Numbers PIN DESCRIPTION Digital I/O 88 Filter/References 88 Analog I/O 89 Power and Ground Signals 90 TWO-CHANNEL, 20-BIT, AC’97 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING STAC9766/9767 V 12/06 STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING PC AUDIO PACKAGE DRAWING 48-Pin LQFP 91 SOLDER REFLOW PROFILE Standard Reflow Profile Data 92 Pb Free Process - Package Classification Reflow Temperatures 93 TWO-CHANNEL, 20-BIT, AC’97 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING STAC9766/9767 V 12/06 STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING PC AUDIO List of Figures Figure Block Diagram 8 Figure Cold Reset Timing 13 Figure Warm Reset Timing Figure Clocks Timing 14 Figure Data Setup and Hold Timing 15 Figure Signal Rise and Fall Times Timing 15 Figure AC-Link Low Power Mode Timing 16 Figure ATE Test Mode Timing Figure Typical Connection Diagram 17 Figure Split Independent Power Supply Operation 19 Figure AC-Link to its Companion Controller 20 Figure CODEC Clock Source Detection 21 Figure STAC9766/9767 Powerdown Timing 24 Figure Bi-directional AC-link Frame with Slot Assignments Figure AC-Link Audio Output Frame 31 Figure Start of an Audio Output Frame 31 Figure STAC9766/9767 Audio Input Frame 34 Figure Start of an Audio Input Frame 35 Figure Bi-directional AC-link Frame with Slot assignments Figure STAC9766 2-Channel Mixer Functional Diagram Figure STAC9767 2-Channel Mixer Functional Diagram Figure Example of STAC9766/9767 Powerdown/Powerup Flow Figure Powerdown/Powerup Flow With Analog Still Alive Figure Pin Description Drawing 87 Figure 48-Pin LQFP Package Outline and Package Dimensions Figure Solder Reflow Profile 92 TWO-CHANNEL, 20-BIT, AC’97 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING STAC9766/9767 V 12/06 STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING PC AUDIO List of Tables Table Clock Mode Configuration 14 Table Common Clocks and Sources 15 Table Recommended CODEC ID Strapping 23 Table AC-link Output Slots Transmitted from the Controller 27 Table The AC-link input slots transmitted from the CODEC 28 Table VRA Behavior 29 Table Output Slot 0 Bit Definitions 32 Table Command Address Port Bit Assignments 33 Table Status Address Port Bit Assignments 36 Table Status Data Port Bit Assignments 36 Table Primary CODEC Addressing Slot 0 Tag Bits 38 Table Secondary CODEC Addressing Slot 0 tag bits 38 Table AC-link Input Slots To CODEC 39 Table AC-link Input Slots From CODEC 39 Table AC-link Output Slots Dedicated To Audio 40 Table AC-link Input Slots Dedicated To Audio 40 Table Audio Interrupt Slot Definitions 40 Table Digital PC Beep Examples 45 Table Programming Registers 46 Table Extended Audio ID Register Functions 60 Table AMAP Compliant Table Hardware Supported Sample Rates 63 Table Supported Jack and Mic Sense Functions 72 Table Reg 68h Default Values 73 Table Gain or Attenuation Examples 73 Table Register 68h/Page 01h Bit Overview 74 Table Sensed Bits Outputs 75 Table Sensed Bits Inputs 76 Table Low Power Modes 81 Table CODEC ID Selection Table Secondary CODEC Register Access Slot 0 Bit Definitions Table Test Mode Activation Table ATE Test Mode Operation 85 Table STAC9766/9767 Ordering Information 86 Table Digital Connection Signals 88 Table Filtering and Voltage References 88 Table Analog Connection Signals 89 Table Power and Ground Signals 90 TWO-CHANNEL, 20-BIT, AC’97 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING STAC9766/9767 V 12/06 STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING PC AUDIO TWO-CHANNEL, 20-BIT, AC’97 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING STAC9766/9767 V 12/06 STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING PC AUDIO AC-Link to any digital component of AC'97 providing flexibility in the audio system design. Packaged in an AC'97 compliant 48-pin TQFP, the STAC9766/9767 can be placed on a motherboard, daughter boards, PCI, AMR, CNR, MDC or ACR cards. The STAC9766/9767 block diagram is illustrated in Figure It provides variable sample rate Digital-to-Analog DA and Analog-to-Digital AD conversion, mixing, and analog processing. Supported audio sample rates include 48KHz, 44.1KHz, 32 KHz, 22.05KHz, 16KHz, 11.025KHz, and 8KHz additional rates are supported in the STAC9766/9767 soft audio drivers. All ADCs and DACs operate at 20-bit resolution. Two 20-bit DACs convert the digital stereo PCM-out content to audio. The MIXER block combines the PCM_OUT with any analog sources to drive the LINE_OUT and HP_OUT outputs. The MONO_OUT delivers either microphone only, or a mono mix of sources from the MIXER. The stereo variable sample rate 20-bit ADCs provide record capability for any mix of mono or stereo sources, and deliver a digital stereo PCM-in signal back to the AC-Link. The microphone input and mono mix input can be recorded simultaneously, thus allowing for an all digital output in support of the digital ready initiative. For a digital ready record path, the microphone is connected to the left channel ADC while the mono output of the stereo mixer is connected to right channel ADC. The STAC9766/9767 includes full Stereo Microphone Pre-Amp support and can be used with the 10dB, 20dB and 30dB Microphone Boost options. This integration allows for additional cost savings and options. The STAC9766/9767 includes jack sensing on the Headphone and Line_Out. The STAC9766/9767 jack sense can detect the presence of devices on the Headphone and Line Outputs and on both Mic inputs. With proprietary IDT current- and impedance-sensing techniques, the impedance load on the Headphone and Line Outputs can also be detected. The GPIOs on the STAC9766/9767 remain available for advanced configurations. The STAC9766/9767 implementation of jack sense uses the Extended Paging Registers defined by the AC'97 Specification. This allows for additional registry space to hold the identification information about the CODEC, the jack sensing details and results, and the external surroundings of the CODEC. The information within the Extended Paging Registers will allow for the automatic configuration of the audio subsystem without end-user intervention. For example, the BIOS can populate the Extended Paging Registers with valuable information for both the audio driver and the operating system such as gain and attenuation stages, input population and input phase. With this input information, the IDT driver will automatically provide to the Volume Control Panel only the volume sliders that are implemented in the system, thus improving the end-user's experience with the PC. The information in the Extended Paging Registers will also allow for automatic configuration of microphone inputs, the ability to switch between SPDIF and analog outputs, the routing of the master volume slider to the proper physical output, and SoftEQ configurations. The fully parametric IDT SoftEQ can be initiated upon jack insertion and sensed impedance levels. The STAC9766/9767 also offers two styles of PC BEEP, Analog and Digital. The digital PC BEEP is a new feature added to the AC’97 Specification Rev The STAC9766/9767 is designed primarily to support stereo 2-speaker audio. True AC-3 playback can be achieved for 6-speaker applications by taking advantage of the multi-CODEC option available in the STAC9766/9767 to support multiple CODECs in an AC'97 architecture. Additionally, the TWO-CHANNEL, 20-BIT, AC’97 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING STAC9766/9767 V 12/06 STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING PC AUDIO STAC9766/9767 provides for a stereo enhancement feature, IDT Surround 3D SS3D . SS3D provides the listener with several options for improved speaker separation beyond the normal 2- or 4-speaker arrangements. The STAC9766/9767 can be and Windows Sound compatible when used with IDT’s WDM driver for Windows 98/2K/ME/XP or with Intel/Microsoft driver included with Windows 2K/ME/XP. SoundBlaster is a registered trademark of Creative Labs. Windows is a registered trademark of Microsoft Corporation. STAC9766/9767 Block Diagram AC-link SYNC BIT_CLK SDATA_OUT SDATA_IN RESET# Multi-Codec CID0 CID1 EAPD Variable Sample Rate 20-Bit DACs and 20-Bit ADCs Figure Block Diagram 4 stereo Power sources Management PCM out DACs 2 mono sources 12.ORDERING INFORMATION STAC9766/9767 Family Options and Part Order Numbers Part Order Number STAC9766XXTAEyyX STAC9767XXTAEyyX Table STAC9766/9767 Ordering Information Supply Range DVdd = 3.3V, AVdd = 5.0V DVdd = 3.3V, AVdd = 3.3V Package 48-pin RoHS QFP 7mm x 7mm x 1.4mm 48-pin RoHS QFP 7mm x 7mm x 1.4mm TWO-CHANNEL, 20-BIT, AC’97 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING STAC9766/9767 V 12/06 STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING 13.PIN DESCRIPTION Figure Pin Description Drawing PC AUDIO 36 LINE_OUT_R 35 LINE_OUT_L 34 NC 33 NC 32 CAP2 31 NC 30 AFILT2 29 AFILT1 28 VREFout 27 VREF 26 AVss1 25 AVdd1 MONO_OUT 37 AVdd2 38 HP_OUT_L 39 HP_COMM 40 HP_OUT_R 41 AVss2 42 GPIO0 43 GPIO1 44 CID0 45 CID1 46 EAPD 47 SPDIF 48 48-Pin TQFP 24 LINE_IN_R 23 LINE_IN_L 22 MIC2 21 MIC1 20 CD_R 19 CD_GND 18 CD_L 17 VIDEO_R 16 VIDEO_L 15 AUX_R 14 AUX_L 13 PHONE DVdd1 1 XTL_IN 2 XTL_OUT 3 DVss1 4 SDATA_OUT 5 BIT_CLK 6 DVss2 7 SDATA_IN 8 DVdd2 9 SYNC 10 RESET# 11 PC_BEEP 12 Pin 48 To Enable SPDIF, use a - 1 0 external pulldown. To Disable SPDIF, use a 1 - 1 0 external pullup. Do NOT leave Pin 48 floating. The CD_GND signal is an AC signal return for the two CD input channels. It is normally biased at about 2.5V. The name of the pin in the AC97 specification is CD_GND, and this has confused many designers. It should not have any DC path to GND. Connecting the CD_GND signal directly to ground will change the internal bias of the entire CODEC, and cause significant distortion. If there is no analog CD input, then this pin can be No-Connect. TWO-CHANNEL, 20-BIT, AC’97 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING STAC9766/9767 V 12/06 STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING PC AUDIO Digital I/O These signals connect the STAC9766/9767 to its AC'97 controller counterpart, an external crystal, multi-CODEC selection and external audio amplifier. Table Digital Connection Signals Pin Name XTL_IN XTL_OUT SDATA_OUT BIT_CLK SDATA_IN SYNC RESET# No Connect No Connect No Connect GPIO0 GPIO1 CID0 CID1 EAPD SPDIF Pin # 2 3 5 6 8 10 11 31 33 34 43 44 45 46 47 Type I MHz Crystal or External Clock Source I/O MHz Crystal I Serial, time division multiplexed, AC'97 input stream I/O MHz serial data clock O Serial, time division multiplexed, AC'97 output stream I 48 KHz fixed rate sample sync I AC'97 Master H/W Reset |
More datasheets: IDT71016S20Y8 | IDT71016S20YI | IDT71016S20YI8 | IDT71016S12PH8 | IDT71016S12PH | CA3102R20-33PF80 | 640160042 | IDTSTAC9767XXTAEC1XR | IDTSTAC9766XXTAEC1XR | IDTSTAC9767XXTAEC1X |
Notice: we do not provide any warranties that information, datasheets, application notes, circuit diagrams, or software stored on this website are up-to-date or error free. The archived IDTSTAC9766XXTAEC1X Datasheet file may be downloaded here without warranties.