MPC9819EN

MPC9819EN Datasheet


Clock Generator for PowerQUICC and PowerPC MPC9819 Microprocessors and Microcontrollers

Part Datasheet
MPC9819EN MPC9819EN MPC9819EN (pdf)
Related Parts Information
MPC9819ENR2 MPC9819ENR2 MPC9819ENR2
PDF Datasheet Preview
Clock Generator for PowerQUICC and PowerPC MPC9819 Microprocessors and Microcontrollers

DATA SHEET NRND

The MPC9819 is a PLL-based clock generator specifically designed for Freescale Microprocessor and Microcontroller applications including the PowerPC and PowerQUICC. This device generates the microprocessor input clock and other microprocessor system and bus clocks at any one of four output frequencies. These frequencies include the popular 66and 133-MHz PCI/X bus frequencies. The device offers five low-skew clock outputs plus three reference outputs. The clock input reference is 25 MHz and may be derived from an external source or by the addition of a 25-MHz crystal to the on-chip crystal oscillator. The extended temperature range of the MPC9819 supports telecommunication and networking requirements.

MICROPROCESSOR CLOCK GENERATOR
• 5 LVCMOS outputs for processor and other system circuitry
• 3 Buffered 25-MHz reference clock outputs
• Crystal oscillator or external reference input
• 25-MHz input reference frequency
• Selectable output frequencies include 66, 100, 125, or 133 MHz

SD SUFFIX 20 SSOP PACKAGE

CASE 1461-02
• Low cycle-to-cycle and period jitter
• Package 20-lead SSOP
• 3.3-V supply
• Supports computing, networking, and telecommunications applications
• Ambient temperature range to +85°C
• NOT RECOMMENDED FOR NEW DESIGNS

EN SUFFIX 20 SSOP PACKAGE

Functional Description The MPC9819 uses a PLL with a 25-MHz input reference frequency to generate a single

Pb-FREE PACKAGE CASE 1461-02
bank of five configurable LVCMOS output clocks. The output frequency of this bank is
configurable to either 66, 100, 125, or 133 MHz by two FSEL pins. The 25-MHz reference may
be either an external frequency source or a 25-MHz crystal. The 25-MHz crystal is directly connected to the XTAL_IN and XTAL_OUT pins with
no additional components required. An external reference may be applied to the XTAL_IN pin with the XTAL_OUT pin left floating. The input
reference, whether provided by a crystal or an external input, is also directly buffered to a second bank of three LVCMOS outputs. These outputs
may be used as the clock source for processor I/O applications such as an Ethernet PHY.

The MPC9819 is packaged in a 20-lead SSOP package.
2009 Integrated Device Technology, Inc.

MPC9819 Data Sheet

CLOCK GENERATOR FOR POWERQUICC AND POWERPC MICROPROCESSORS AND MICROCONTROLLERS

XTAL_IN OSC

XTAL_OUT

PLL 400 or 500 MHz

FSEL0 FSEL1
66,100,125,133 MHz

Data Generator
25 MHz

MR/OE

QA0 QA1 QA2 QA3 QA4

QREF0 QREF1 QREF2

Figure MPC9819 Logic Diagram

Table Pin Configurations

Pin QA0, QA1, QA2, QA3, QA4 QREF0, QREF1, QREF2 XTAL_IN XTAL_OUT FSEL0, FSEL1 MR/OE VDD GND

I/O Output Input Output Input
More datasheets: MDM-51SH027K | IDT5V991A-5JGI8 | IDT5V991A-7JGI | IDT5V991A-2J | IDT5V991A-5JGI | IDT5V991A-2JGI | IDT5V991A-2JG | IDT5V991A-2JG8 | IDT5V991A-7JGI8 | IDT5V991A-2JGI8


Notice: we do not provide any warranties that information, datasheets, application notes, circuit diagrams, or software stored on this website are up-to-date or error free. The archived MPC9819EN Datasheet file may be downloaded here without warranties.

Datasheet ID: MPC9819EN 637498