IDT72V51543L7-5BBI

IDT72V51543L7-5BBI Datasheet

IDT72V51543 IDT72V51553

Part	Datasheet
IDT72V51543L7-5BBI	IDT72V51543L7-5BBI (pdf)

PDF Datasheet Preview
3.3V MULTI-QUEUE FLOW-CONTROL DEVICES 32 QUEUES 18 BIT WIDE CONFIGURATION 1,179,648 bits 2,359,296 bits IDT72V51543 IDT72V51553 FEATURES: • Choose from among the following memory density options IDT72V51543 Total Available Memory = 1,179,648 bits IDT72V51553 Total Available Memory = 2,359,296 bits • Configurable from 1 to 32 Queues • 166 MHz High speed operation 6ns cycle time • 3.7ns access time • Queues may be configured at master reset from the pool of Total Available Memory in blocks of 512 x 18 or 1,024 x 9 • Independent Read and Write access per queue • User programmable via serial port • Default multi-queue device configurations -IDT72V51543 2,048 x 18 x 32Q or 4,096 x 9 x 32Q -IDT72V51553 4,096 x 18 x 32Q or 8,192 x 9 x 32Q • 100% Bus Utilization, Read and Write on every clock cycle • Individual, Active queue flags OV, FF, PAE, PAF • 8 bit parallel flag status on both read and write ports FUNCTIONAL BLOCK DIAGRAM • Shows PAE and PAF status of 8 Queues • Direct or polled operation of flag status bus • Global Bus Matching - All Queues have same Input Bus Width and Output Bus Width • User Selectable Bus Matching Options: - x18in to x18out - x9in to x18out - x18in to x9out - x9in to x9out • FWFT mode of operation on read port • Partial Reset, clears data in single Queue • Expansion of up to 8 multi-queue devices in parallel is available • JTAG Functionality Boundary Scan • Available in a 256-pin PBGA, 1mm pitch, 17mm x 17mm • HIGH Performance submicron CMOS technology • Industrial temperature range -40°C to +85°C is available WRITE FLAGS MULTI-QUEUE FLOW-CONTROL DEVICE WRITE CONTROL WADEN FSTR WRADD 8 WCLK Din x9, x18 DATA IN PAFn READ CONTROL RADEN ESTR RDADD RCLK Qout x9, x18 DATA OUT READ FLAGS 5938 drw01 OV PAE PAEn IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice. JUNE 2003 DSC-5938/9 IDT72V51543/72V51553 3.3V, MULTI-QUEUE FLOW-CONTROL DEVICES 32 QUEUES 18 BIT WIDE CONFIGURATION 1,179,648 and 2,359,296 bits COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES DESCRIPTION: The IDT72V51543/72V51553 multi-queue flow-control devices are single chip within which anywhere between 1 and 32 discrete FIFO queues can be setup. All queues within the device have a common data input bus, write port and a common data output bus, read port . Data written into the write port is directed to a respective queue via an internal de-multiplex operation, addressed by the user. Data read from the read port is accessed from a respective queue via an internal multiplex operation, addressed by the user. Data writes and reads can be performed at high speeds up to 166MHz, with access times of 3.7ns. Data write and read operations are totally independent of each other, a queue maybe selected on the write port and a different queue on the read port or both ports may select the same queue simultaneously. The device provides Full flag and Output Valid flag status for the queue selected for write and read operations respectively. Also a Programmable Almost Full and Programmable Almost Empty flag for each queue is provided. Two 8 bit programmable flag busses are available, providing status of queues not selected for write or read operations. When 8 or less queues are configured in the device these flag busses provide an individual flag per queue, when more than 8 queues are used, either a Polled or Direct mode of bus operation provides the flag busses with all queues status. Bus Matching is available on this device, either port can be 9 bits or 18 bits wide. When Bus Matching is used the device ensures the logical transfer of data throughput in a Little Endian manner. The user has full flexibility configuring queues within the device, being able to program the total number of queues between 1 and 32, the individual queue depths being independent of each other. The programmable flag positions are also user programmable. All programming is done via a dedicated serial port. If the user does not wish to program the multi-queue device, a default option is available that configures the device in a predetermined manner. ORDERING INFORMATION IDT Device Type X Power XX Speed X Package Process / Temperature Range BLANK I 1 6 7-5 Commercial 0°C to +70°C Industrial -40°C to +85°C Plastic Ball Grid Array PBGA, BB256-1 Commercial Only Clock Cycle Time tCLK Commercial & Industrial Speed in Nanoseconds Low Power 72V51543 1,179,648 bits 3.3V Multi-Queue Flow-Control Device 72V51553 2,359,296 bits 3.3V Multi-Queue Flow-Control Device 5938 drw34 NOTE Industrial temperature range product for the 7-5ns is available as a standard device. All other speed grades available by special order. DATASHEET DOCUMENT HISTORY 10/12/2001 pgs. 1, 8, 10, 14, 15 and 11/16/2001 pgs. 1, 4, 10, 15-18, 23, 27-30 and 12/19/2001 pgs. 12 and 01/15/2002 04/05/2002 pgs. 7, 9, 11, 13 and 07/01/2002 pgs. 2, 27 and 06/04/2003 pgs. 1 through CORPORATE HEADQUARTERS 6024 Silver Creek Valley Road San Jose, CA 95138 for SALES 800-345-7015 or 408-284-8200 fax 408-284-2775 for Tech Support 408-360-1533 email:

PDF Datasheet Preview

3.3V MULTI-QUEUE FLOW-CONTROL DEVICES 32 QUEUES 18 BIT WIDE CONFIGURATION
1,179,648 bits 2,359,296 bits

IDT72V51543 IDT72V51553

FEATURES:
• Choose from among the following memory density options IDT72V51543 Total Available Memory = 1,179,648 bits IDT72V51553 Total Available Memory = 2,359,296 bits
• Configurable from 1 to 32 Queues
• 166 MHz High speed operation 6ns cycle time
• 3.7ns access time
• Queues may be configured at master reset from the pool of

Total Available Memory in blocks of 512 x 18 or 1,024 x 9
• Independent Read and Write access per queue
• User programmable via serial port
• Default multi-queue device configurations
-IDT72V51543 2,048 x 18 x 32Q or 4,096 x 9 x 32Q -IDT72V51553 4,096 x 18 x 32Q or 8,192 x 9 x 32Q
• 100% Bus Utilization, Read and Write on every clock cycle
• Individual, Active queue flags OV, FF, PAE, PAF
• 8 bit parallel flag status on both read and write ports

FUNCTIONAL BLOCK DIAGRAM
• Shows PAE and PAF status of 8 Queues
• Direct or polled operation of flag status bus
• Global Bus Matching - All Queues have same Input Bus Width
and Output Bus Width
• User Selectable Bus Matching Options:
- x18in to x18out - x9in to x18out - x18in to x9out - x9in to x9out
• FWFT mode of operation on read port
• Partial Reset, clears data in single Queue
• Expansion of up to 8 multi-queue devices in parallel is available
• JTAG Functionality Boundary Scan
• Available in a 256-pin PBGA, 1mm pitch, 17mm x 17mm
• HIGH Performance submicron CMOS technology
• Industrial temperature range -40°C to +85°C is available

WRITE FLAGS

MULTI-QUEUE FLOW-CONTROL DEVICE

WRITE CONTROL

WADEN

FSTR

WRADD 8

WCLK

Din x9, x18 DATA IN

PAFn

READ CONTROL

RADEN ESTR

RDADD

RCLK

Qout x9, x18 DATA OUT

READ FLAGS
5938 drw01

OV PAE PAEn

IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc

COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES

Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice.

JUNE 2003

DSC-5938/9

IDT72V51543/72V51553 3.3V, MULTI-QUEUE FLOW-CONTROL DEVICES 32 QUEUES 18 BIT WIDE CONFIGURATION 1,179,648 and 2,359,296 bits

COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES

DESCRIPTION:

The IDT72V51543/72V51553 multi-queue flow-control devices are single chip within which anywhere between 1 and 32 discrete FIFO queues can be setup. All queues within the device have a common data input bus, write port and a common data output bus, read port . Data written into the write port is directed to a respective queue via an internal de-multiplex operation, addressed by the user. Data read from the read port is accessed from a respective queue via an internal multiplex operation, addressed by the user. Data writes and reads can be performed at high speeds up to 166MHz, with access times of 3.7ns. Data write and read operations are totally independent of each other, a queue maybe selected on the write port and a different queue on the read port or both ports may select the same queue simultaneously.

The device provides Full flag and Output Valid flag status for the queue selected for write and read operations respectively. Also a Programmable Almost Full and Programmable Almost Empty flag for each queue is provided. Two 8 bit programmable flag busses are available, providing status of queues not selected for write or read operations. When 8 or less queues are configured in the device these flag busses provide an individual flag per queue, when more than 8 queues are used, either a Polled or Direct mode of bus operation provides the flag busses with all queues status.

Bus Matching is available on this device, either port can be 9 bits or 18 bits wide. When Bus Matching is used the device ensures the logical transfer of data throughput in a Little Endian manner.

The user has full flexibility configuring queues within the device, being able to program the total number of queues between 1 and 32, the individual queue depths being independent of each other. The programmable flag positions are also user programmable. All programming is done via a dedicated serial port. If the user does not wish to program the multi-queue device, a default option is available that configures the device in a predetermined manner.
ORDERING INFORMATION

IDT Device Type

X Power

XX Speed

X Package

Process / Temperature

Range

BLANK I 1
6 7-5

Commercial 0°C to +70°C Industrial -40°C to +85°C

Plastic Ball Grid Array PBGA, BB256-1

Commercial Only

Clock Cycle Time tCLK

Commercial & Industrial Speed in Nanoseconds

Low Power
72V51543 1,179,648 bits 3.3V Multi-Queue Flow-Control Device 72V51553 2,359,296 bits 3.3V Multi-Queue Flow-Control Device
5938 drw34

NOTE Industrial temperature range product for the 7-5ns is available as a standard device. All other speed grades available by special order.

DATASHEET DOCUMENT HISTORY
10/12/2001
pgs. 1, 8, 10, 14, 15 and
11/16/2001
pgs. 1, 4, 10, 15-18, 23, 27-30 and
12/19/2001
pgs. 12 and
01/15/2002
04/05/2002
pgs. 7, 9, 11, 13 and
07/01/2002
pgs. 2, 27 and
06/04/2003
pgs. 1 through

CORPORATE HEADQUARTERS 6024 Silver Creek Valley Road San Jose, CA 95138
for SALES 800-345-7015 or 408-284-8200 fax 408-284-2775
for Tech Support 408-360-1533
email:

Notice: we do not provide any warranties that information, datasheets, application notes, circuit diagrams, or software stored on this website are up-to-date or error free. The archived IDT72V51543L7-5BBI Datasheet file may be downloaded here without warranties.

Datasheet ID: IDT72V51543L7-5BBI 637363