IDT70P3519/99
Part | Datasheet |
---|---|
![]() |
70P3519S166BCGI (pdf) |
Related Parts | Information |
---|---|
![]() |
70P3519S166BCG8 |
![]() |
70P3519S200BCG8 |
![]() |
70P3519S200BCG |
![]() |
IDT70P3519S166BFGI |
![]() |
70P3519S166BCGI8 |
![]() |
70P3519S166BCG |
PDF Datasheet Preview |
---|
HIGH-SPEED 1.8V 256/128K x 36 SYNCHRONOUS IDT70P3519/99 DUAL-PORT STATIC RAM WITH 3.3V/2.5V/1.8V INTERFACE Features: True Dual-Port memory cells which allow simultaneous Counter enable and repeat features access of the same memory location Interrupt and Collision Detection Flags Low Power High-speed data access R Commercial 200MHz /3.6ns 166MHz Industrial 3.6ns 166MHz O Selectable Pipelined or Flow-Through output mode Dual chip enables allow for depth expansion without F additional logic Full synchronous operation on both ports 5ns cycle time, 200MHz operation 14Gbps bandwidth D Fast 3.4ns clock to data out 1.5ns setup to clock and 0.5ns hold on all control, data, and E address inputs 200MHz Data input, address, byte enable and control registers D S Self-timedwriteallowsfastcycletime N Functional Block Diagram E BE3L G BE2L I BE1L M S BE0L Separate byte controls for multiplexed bus and bus matching compatibility Dual Cycle Deselect DCD for Pipelined Output Mode 1.8V ±100mV power supply for core LVTTL compatible,1.8V to 3.3V power supply for I/Os and control signals on each port Industrial temperature range -40°C to +85°C is available at 166MHz Available in a 256-pin Ball Grid Array BGA and 208-pin fine pitch Ball Grid Array fpBGA Supports JTAG features compliant with IEEE Green parts available, see ordering information BE3R BE2R BE1R BE0R M E FT/PIPEL O D R/WL C CE0L E W CE1L R E OEL 0a 1a 1 /0 0b 1b 0c 1c 0d 1d d 1 0 1/0 NOT N FT/PIPEL 1d 0d 1c 0c 1b 0b 1a 0a 0/1 abcd BB BBB B BB WW W WW 01 233 2 10 L R RR Dout0-8_L Dout9-17_L Dout18-26_L Dout27-35_L Dout0-8_R Dout9-17_R Dout18-26_R Dout27-35_R 256/128K x 36 MEMORY ARRAY 1d 0d d 1c 0c 1b 0b 1a 0a 1/0 1 0 1/0 0a 1a 0b 1b 0c 1c 0d 1d 0/1 dcba FT/PIPER R/WR CE0R CE1R OER FT/PIPER I/O0L - I/O35L Din_L Din_R I/O0R - I/O35R CLKL A1 7L 1 CLKR A17 R 1 A0L REPEATL ADSL CNTENL Counter/ Address Reg. ADDR_L ADDR_R Counter/ Address Reg. A0R REPEATR ADSR Ordering Information Device Type Power Speed A Package Process/ Temperature Range Industrial and Commercial Temperature Ranges Blank I Commercial 0°C to +70°C Industrial -40°C to +85°C Green 256-pin BGA BC-256 208-pin fpBGA BF-208 O 200 F 166 Commercial Only Commercial & Industrial Speed in Megahertz Standard Power E 70P3519 9Mbit 256K x 36 2.5V Synchronous Dual-Port RAM D S 70P3599 4Mbit 128K x 36 2.5V Synchronous Dual-Port RAM 7144 drw 25 MMEENSIGN IDT Clock Solution for IDT70P3519/99 Dual-Port Dual-Port I/O Specifications Clock Specifications O D IDT Dual-Port Voltage Input Capacitance Input Duty Cycle Requirement Maximum Frequency Jitter Tolerance IDT PLL Clock Device IDT Non-PLL Clock Device EC W 70P3519/99 LVTTL 3.5-6pF 75ps 5T2010 5T9010 5T905, 5T9050 5T907, 5T9070 R E 7144 tbl 19 T N Datasheet Document History: O 07/07/08 N 01/19/09: Initial Datasheet Page 28 Removed "IDT" from orderable part number 06/08/09: |
More datasheets: T510X477K006AS | T510X477M006AS | T510X337K010AS | T510X337M010AS | T510E107M025AS | 70P3519S166BCG8 | 70P3519S200BCG8 | 70P3519S200BCG | IDT70P3519S166BFGI | 70P3519S166BCGI8 |
Notice: we do not provide any warranties that information, datasheets, application notes, circuit diagrams, or software stored on this website are up-to-date or error free. The archived 70P3519S166BCGI Datasheet file may be downloaded here without warranties.