CY7C63743-SXC

CY7C63743-SXC Datasheet


CY7C63722 CY7C63723 CY7C63743

Part Datasheet
CY7C63743-SXC CY7C63743-SXC CY7C63743-SXC (pdf)
Related Parts Information
CY7C63723-PC CY7C63723-PC CY7C63723-PC
CY7C63743-SC CY7C63743-SC CY7C63743-SC
CY7C63743-PXC CY7C63743-PXC CY7C63743-PXC
CY7C63723-PXC CY7C63723-PXC CY7C63723-PXC
CY7C63723-SC CY7C63723-SC CY7C63723-SC
CY7C63743-PC CY7C63743-PC CY7C63743-PC
CY7C63723-SXC CY7C63723-SXC CY7C63723-SXC
PDF Datasheet Preview
CY7C63722 CY7C63723 CY7C63743
enCoRe USB Combination Low-Speed USB and PS/2 Peripheral Controller
• enCoRe USB - enhanced Component Reduction Internal oscillator eliminates the need for an external crystal or resonator

Interface can auto-configure to operate as PS/2 or USB without the need for external components to switch between modes no General Purpose I/O [GPIO] pins needed to manage dual mode capability

Internal 3.3V regulator for USB pull-up resistor

Configurable GPIO for real-world interface without external components
• Flexible, cost-effective solution for applications that combine PS/2 and low-speed USB, such as mice, gamepads, joysticks, and many others.
• USB Specification Compliance Conforms to USB Specification, Version

Conforms to USB HID Specification, Version

Supports one low-speed USB device address and three data endpoints

Integrated USB transceiver
3.3V regulated output for USB pull-up resistor
• 8-bit RISC microcontroller Harvard architecture
6-MHz external ceramic resonator or internal clock mode
12-MHz internal CPU clock

Internal memory
256 bytes of RAM
8 Kbytes of EPROM

Interface can auto-configure to operate as PS/2 or USB

No external components for switching between PS/2 and USB modes

No GPIO pins needed to manage dual mode capability
• I/O ports Up to 16 versatile GPIO pins, individually configurable

High current drive on any GPIO pin 50 mA/pin current sink

Each GPIO pin supports high-impedance inputs, internal pull-ups, open drain outputs or traditional CMOS outputs

Maskable interrupts on all I/O pins
• SPI serial communication block Master or slave operation
2 Mbit/s transfers
• Four 8-bit Input Capture registers Two registers each for two input pins

Capture timer setting with five prescaler settings

Separate registers for rising and falling edge capture

Simplifies interface to RF inputs for wireless applications
• Internal low-power wake-up timer during suspend mode Periodic wake-up with no external components
• Optional 6-MHz internal oscillator mode Allows fast start-up from suspend mode
• Watchdog Reset WDR
• Low-voltage Reset at 3.75V
• Internal brown-out reset for suspend mode
• Improved output drivers to reduce EMI
• Operating voltage from 4.0V to 5.5VDC
• Operating temperature from 0°C to 70°C
• CY7C63723 available in 18-pin SOIC, 18-pin PDIP
• CY7C63743 available in 24-pin SOIC, 24-pin PDIP, 24-pin

QSOP
• CY7C63722 available in DIE form
• Industry standard programmer support

Cypress Semiconductor Corporation
• 3901 North First Street
• San Jose
• CA 95134
• 408-943-2600

Logic Block Diagram

XTALIN/P2.1

XTALOUT

CY7C63722 CY7C63723 CY7C63743

Internal Oscillator
Ordering Information
Ordering Code

EPROM Size

CY7C63723-PC

CY7C63723-PXC

CY7C63723-SC

CY7C63723-SXC

CY7C63743-QXC

CY7C63743-PC

CY7C63743-PXC

CY7C63743-SC

CY7C63743-SXC

CY7C63722-XC

CY7C63722-XWC

Package Diagrams

Package Name P3 S3 Q13 P13 S13

Package Type
18-Pin 300-Mil PDIP 18-Pin 300-Mil Lead-free PDIP 18-Pin Small Outline Package 18-Pin Small Outline Lead-free Package 24 QSOP Lead-free Package 24-Pin 300-Mil PDIP 24-Pin 300-Mil Lead-free PDIP 24-Pin Small Outline Package 24-Pin Small Outline Lead-free Package 25-Pad DIE Form 25-Pad DIE Form Lead-free
18-Lead 300-Mil Molded DIP P3

CY7C63722 CY7C63723 CY7C63743

Operating Range

Commercial
51-85010-*A

Page 45 of 49

Package Diagrams continued 18 Lead 30108-MLeiald S 3O00IC-M-il SM3olded SOIC S3

PIN 1 ID

CY7C63722 CY7C63723 CY7C63743

DIMENSIONS IN INCHES[MM] REFERENCE JEDEC MO-119

MIN. MAX.

PART # S18.3 STANDARD PKG. SZ18.3 LEAD FREE PKG.

SEATING PLANE

TYP.

TYP.
24-Lead 300-Mil SOIC S13

PIN 1 ID

DIMENSIONS IN INCHES[MM]

REFERENCE JEDEC MO-119 PACKAGE WEIGHT 0.65gms
* 51-85023-A0.0091[0.231]
51-85023-*B

MIN. MAX.

SEATING PLANE

PART # S24.3 STANDARD PKG. SZ24.3 LEAD FREE PKG.
ARI Corrected part number in the Ordering Information section

Page 49 of 49
More datasheets: AF1GCFI-OEM | AF2GCFI-OEM | 161A18309X | 1186 | BC8-12-T1 | BC8-12-T2 | 70-841-017 | FIT0254 | CY7C63723-PC | CY7C63743-SC


Notice: we do not provide any warranties that information, datasheets, application notes, circuit diagrams, or software stored on this website are up-to-date or error free. The archived CY7C63743-SXC Datasheet file may be downloaded here without warranties.

Datasheet ID: CY7C63743-SXC 508125