|PDF Datasheet Preview|
24-bit ADC with Ultra-low-noise Amplifier
Features & Description
Chopper-stabilized Instrumentation Amplifier, 64X
• 12 Hz No 1/f noise
• 500 pA Input Current
Digital Gain Scaling up to 40x
Delta-sigma Analog-to-digital Converter
• Linearity Error FS
• Noise Free Resolution Up to 19 bits
Scalable VREF Input Up to Analog Supply Simple Three-wire Serial Interface
• SPI and Microwire Compatible
• Schmitt-trigger on Serial Clock SCLK
Onboard Offset and Gain Calibration Registers
Selectable Word Rates to 3,840 Sps
Selectable 50 or 60 Hz Rejection
Power Supply Configurations
• VA+ = +5 V VA- = 0 V VD+ = +3 V to +5 V
• VA+ = V VA- = V VD+ = +3 V to +5 V
• VA+ = +3 V VA- = -3 V VD+ = +3 V
The CS5530 is a highly integrated Analog-to-Digital Converter ADC which uses charge-balance techniques to achieve 24-bit performance. The ADC is optimized for measuring low-level unipolar or bipolar signals in weigh scale, process control, scientific, and medical applications.
To accommodate these applications, the ADC includes a very-low-noise, chopper-stabilized instrumentation amplifier 12 Hz with a gain of 64X. This device also includes a fourth-order modulator followed by a digital filter which provides twenty selectable output word rates of 15, 25, 30, 50, 60, 100, 120, 200, 240, 400, 480, 800, 960, 1600, 1920, 3200, and 3840 Sps MCLK = MHz .
To ease communication between the ADC and a microcontroller, the converter includes a simple three-wire serial interface which is SPI and Microwire compatible with a Schmitt-trigger input on the serial clock SCLK .
High dynamic range, programmable output rates, and flexible power supply options make this device an ideal solution for weigh scale and process control applications.
ORDERING INFORMATION See page
DIFFERENTIAL 4TH ORDER
PROGRAMMABLE SINC FIR FILTER
CS SDI SDO SCLK
Advance Product Information
This document contains information for a new product. Cirrus Logic reserves the right to modify this product without notice.
Copyright Cirrus Logic, Inc. 2006 All Rights Reserved
NOV ‘06 DS742A4
TABLE OF CONTENTS
CHARACTERISTICS AND SPECIFICATIONS 4 ANALOG 4 TYPICAL NOISE-FREE RESOLUTION BITS 6 5 V DIGITAL CHARACTERISTICS 7 3 V DIGITAL CHARACTERISTICS 7 DYNAMIC CHARACTERISTICS 8 ABSOLUTE MAXIMUM RATINGS 8 SWITCHING CHARACTERISTICS 9
GENERAL DESCRIPTION 11 Analog Input 11 Analog Input Span 12 Voltage Noise Density Performance 12 No Offset DAC 12 Overview of ADC Register Structure and Operating Modes 12 System Initialization 12 Command Register Descriptions 14 Serial Port Interface 16 Reading/Writing On-Chip Registers 17 Configuration Register 17 Power Consumption 17 System Reset Sequence 17 Input Short 17 Voltage Reference Select 17 Output Latch Pins 18 Filter Rate Select 18 Word Rate Select 18 Unipolar/Bipolar Select 18 Open Circuit Detect 18 Configuration Register Description 19 Calibration 21 Calibration Registers 21 Gain Register 21 Offset Register 21 Performing Calibrations 22 System Calibration 22 Calibration Tips 22 Limitations in Calibration Range 23 Performing Conversions 23 Single Conversion Mode 23 Continuous Conversion Mode 24 Using Multiple ADCs Synchronously 25 Conversion Output Coding 25 Conversion Data Output Descriptions 26 Digital Filter 27 Clock Generator 28 Power Supply Arrangements 28 Getting Started 31 PCB Layout 31
PIN DESCRIPTIONS 32 Clock Generator Control Pins and Serial Data I/O Measurement and Reference Inputs Power Supply Connections
SPECIFICATION DEFINITIONS 33 PACKAGE DRAWINGS 34 ORDERING INFORMATION 35 ENVIRONMENTAL, MANUFACTURING, & HANDLING INFORMATION 35
LIST OF FIGURES
Figure SDI Write Timing Not to 10 Figure SDO Read Timing Not to 10 Figure Front End 11 Figure Input Model for AIN+ and AIN- 11 Figure Measured Voltage Noise 12 Figure Measured Voltage Noise 12 Figure CS5530 Register Diagram 13 Figure Command and Data Word Timing 16 Figure Input Reference Model when VRS = 1 18 Figure Input Reference Model when VRS = 0 18 Figure System Calibration of Offset 22 Figure System Calibration of Gain 22 Figure Synchronizing Multiple 25 Figure Digital Filter Response Word Rate = 60 Sps 27 Figure 120 Sps Filter Magnitude Plot to 120 Hz 27 Figure 120 Sps Filter Phase Plot to 120 Hz 27 Figure Z-Transforms of Digital 27 Figure On-chip Oscillator 28 Figure CS5530 Configured with a Single +5 V Supply 29 Figure CS5530 Configured with V Analog 29 Figure CS5530 Configured with ±3 V Analog 30
LIST OF TABLES
Table Conversion Timing for Single Mode 24 Table Conversion Timing for Continuous 24 Table Output Coding 25
CHARACTERISTICS AND SPECIFICATIONS
VA+, VD+ = 5 V ±5% VREF+ = 5 V VA-, VREF-, DGND = 0 V MCLK = MHz OWR Output Word Rate = 60 Sps Bipolar Mode See Notes 1 and
Accuracy Linearity Error No Missing Codes Bipolar Offset
Offset Drift Bipolar full-scale Error Unipolar full-scale Error full-scale Drift
24 Notes 3 and 4 Note 4 -
10 ±8 ±16 2
%FS Bits LSB24 nV/°C ppm/°C
Notes Applies after system calibration at any temperature within -20 °C to +70 °C. Specifications guaranteed by design, characterization, and/or test. LSB is 24 bits. This specification applies to the device only and does not include any effects by external parasitic thermocouples. Drift over specified temperature range after calibration at power-up at 25 °C.
ANALOG CHARACTERISTICS Continued
See Notes 1 and
Common Mode + Signal on AIN+ or AIN- Bipolar/Unipolar Mode VA- +
CVF Current on AIN+ or AIN-
Input Current Noise
Open Circuit Detect Current
Common Mode Rejection
50, 60 Hz
Voltage Reference Input
Model Number Bits Channels Linearity Error Max Temperature Range
-20°C to +70°C 20-pin Plastic SSOP
-20°C to +70°C 20-pin Plastic SSOP, Lead Free
ENVIRONMENTAL, MANUFACTURING, & HANDLING INFORMATION
Model Number CS5530-CS CS5530-CSZ
Peak Reflow Temp 240 °C 260 °C
MSL Rating 2 3
Max Floor Life 365 Days 7 Days
DATE OCT 2006 NOV 2006 NOV 2006 NOV 2006
CHANGES Advance Release Updated power consumption values. Updated noise density plot. Updated temperature range specification.
Contacting Cirrus Logic Support
For all product questions and inquiries contact a Cirrus Logic Sales Representative.
To find the one nearest to you go to
"Advance" product information describes products that are in development and subject to development changes.
Cirrus Logic, Inc. and its subsidiaries “Cirrus” believe that the information contained in this document is accurate and reliable. However, the information is subject to change without notice and is provided “AS IS” without warranty of any kind express or implied . Customers are advised to obtain the latest version of relevant infor mation to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, indemnification, and limitation of liability. No responsibility is assumed by Cirrus for the use of this information, including use of this information as the basis for manufacture or sale of any items, or for infringement of patents or other rights of third parties This document is the property of Cirrus and by furnishing this information, Cirrus grants no license, express or implied under any patents, mask work rights, copyrights trademarks, trade secrets or other intellectual property rights. Cirrus owns the copyrights associated with the information contained herein and gives consent for copies to be made of the information only for use within your organization with respect to Cirrus integrated circuits or other products of Cirrus. This consent does not extend to other copying such as copying for general distribution, advertising or promotional purposes, or for creating any work for resale.
CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPER TY OR ENVIRONMENTAL DAMAGE “CRITICAL APPLICATIONS” . CIRRUS PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED FOR USE IN AIRCRAFT SYSTEMS, MILITARY APPLICATIONS, PRODUCTS SURGICALLY IMPLANTED INTO THE BODY, AUTOMOTIVE SAFETY OR SECURITY DEVICES LIFE SUPPORT PRODUCTS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF CIRRUS PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK AND CIRRUS DISCLAIMS AND MAKES NO WARRANTY, EXPRESS, STATUTORY OR IMPLIED, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR PARTICULAR PURPOSE, WITH REGARD TO ANY CIRRUS PRODUCT THAT IS USED IN SUCH A MANNER. IF THE CUSTOMER OR CUSTOMER'S CUSTOMER USES OR PERMITS THE USE OF CIRRUS PRODUCTS IN CRITICAL APPLICATIONS, CUSTOM ER AGREES, BY SUCH USE, TO FULLY INDEMNIFY CIRRUS, ITS OFFICERS, DIRECTORS, EMPLOYEES, DISTRIBUTORS AND OTHER AGENTS FROM ANY AND ALL LIABILITY, INCLUDING ATTORNEYS' FEES AND COSTS, THAT MAY RESULT FROM OR ARISE IN CONNECTION WITH THESE USES.
Cirrus Logic, Cirrus, and the Cirrus Logic logo designs are trademarks of Cirrus Logic, Inc. All other brand and product names in this document may be trademarks o service marks of their respective owners.
SPI is a trademark of Motorola, Inc.
Microwire is a trademark of National Semiconductor Corporation.
|More datasheets: 96NIC-10G2P-IN1 | 770 | CY7C2544KV18-300BZI | CY7C2544KV18-333BZI | 26700-103-00 | FQD4N50TM_WS | FQD4N50TF | FQU4N50TU | FQD4N50TM | 1329|
Notice: we do not provide any warranties that information, datasheets, application notes, circuit diagrams, or software stored on this website are up-to-date or error free. The archived CS5530-CSZ Datasheet file may be downloaded here without warranties.