CS4270-DZZR

CS4270-DZZR Datasheet


CS4270

Part Datasheet
CS4270-DZZR CS4270-DZZR CS4270-DZZR (pdf)
Related Parts Information
CS4270-CZZ CS4270-CZZ CS4270-CZZ
CS4270-CZZR CS4270-CZZR CS4270-CZZR
CS4270-DZZ CS4270-DZZ CS4270-DZZ
PDF Datasheet Preview
CS4270
24-Bit, 192 kHz Stereo Audio CODEC

D/A Features

High Performance 105 dB Dynamic Range -95 dB THD+N

Selectable Serial Audio Interface Formats Left-Justified up to 24-bit up to 24-bit Right-Justified 16-, and 24-Bit

Control Output for External Muting

On-Chip Digital De-Emphasis

Technology

Multi-bit Conversion

Digital Volume Control

Single-Ended Output

A/D Features

High Performance 105 dB Dynamic Range -95 dB THD+N

Multi-bit Conversion High-Pass Filter to Remove DC Offsets Selectable Serial Audio Interface Formats

Left-Justified up to 24-bit up to 24-bit Single-Ended Input

System Features

Direct Interface with Logic Levels V to 5 V Internal Digital Loopback Stand-Alone or Control Port Functionality Single-Ended Analog Architecture Supports all Audio Sample Rates from 4 kHz to
216 kHz V or 5 V Core Supply

Control Port Supply V to 5 V

Digital Supply V to 5 V

Analog Supply V to 5 V

Level Translator

Hardware Mode or I2C/SPI Software Mode

Control Data

Reset

Register/Hardware Configuration

Internal Voltage Reference

External Mute

Control

Mute Signals

PCM Serial Audio Input

Volume 2 Controls

Digital Filters

Multi-bit Modulators

Switch-Cap DAC and

Analog Filters

Single-Ended

Outputs

Serial Interface

PCM Serial Audio Output

High-Pass
The CS4270 is available in a 24-pin TSSOP package in both Commercial -10° to +70° C and Automotive grades -40° to +85° C . The CDB4270 Customer Demonstration board is also available for device evaluation and implementation suggestions. Please refer to “Ordering Information” on page 47 for complete ordering information.

The CS4270’s wide dynamic range, negligible distortion, and low noise make it ideal for applications such as DVD-recorders, digital televisions, set-top boxes, effects processors, and automotive audio systems.

DS686PP1

CS4270

TABLE OF CONTENTS

PIN DESCRIPTIONS - SOFTWARE MODE 6 PIN DESCRIPTIONS - STAND-ALONE MODE 7 TYPICAL CONNECTION DIAGRAM 8 CHARACTERISTICS AND SPECIFICATIONS 9

SPECIFIED OPERATING CONDITIONS 9 ABSOLUTE MAXIMUM RATINGS 9 THERMAL CHARACTERISTICS 9 DAC ANALOG CHARACTERISTICS - COMMERCIAL GRADE 10 DAC ANALOG CHARACTERISTICS - AUTOMOTIVE GRADE 10 DAC ANALOG CHARACTERISTICS - ALL MODES 11 DAC COMBINED INTERPOLATION & ON-CHIP ANALOG FILTER RESPONSE 12 ADC ANALOG CHARACTERISTICS - COMMERCIAL GRADE 13 ADC ANALOG CHARACTERISTICS - AUTOMOTIVE GRADE 14 ADC DIGITAL FILTER CHARACTERISTICS 15 DC ELECTRICAL CHARACTERISTICS 16 DIGITAL CHARACTERISTICS 16 SWITCHING CHARACTERISTICS - SERIAL AUDIO PORT 17 SWITCHING CHARACTERISTICS - MODE CONTROL PORT 20 SWITCHING CHARACTERISTICS - SPITM CONTROL PORT 21 APPLICATIONS 22 Stand-Alone Mode 22

Recommended Power-Up Sequence 22 Master/Slave Mode 22 System Clocking 22 Clock Ratio Selection 23 Interpolation Filter 23 High-Pass Filter 23 Mode Selection & De-Emphasis 24 Serial Audio Interface Format Selection 24 Control Port Mode 24 Recommended Power-Up Sequence - Access to Control Port Mode 24 Master / Slave Mode Selection 24 System Clocking 25 Clock Ratio Selection 25 Internal Digital Loopback 26 Auto-Mute 26 High-Pass Filter and DC Offset Calibration 26 De-Emphasis 27 Oversampling Modes 27 De-Emphasis Filter 27 Analog Connections 28 Input Connections 28 Output Connections 30 Mute Control 30 Synchronization of Multiple Devices 31 Grounding and Power Supply Decoupling 31 CONTROL PORT INTERFACE 32 SPI Mode 32 Mode 33 REGISTER QUICK REFERENCE 34 REGISTER DESCRIPTION 35 Chip ID - Address 01h 35

DS686PP1

CS4270

Power Control - Address 02h 35 Freeze Bit 7 35 PDN_ADC Bit 5 35 PDN_DAC Bit 1 35 Power Down Bit 0 35

Mode Control - Address 03h 36 ADC Functional Mode & Master / Slave Mode Bits 5:4 36 Ratio Select Bits 3:1 36 PopguardTM Disable Bit 0 36

ADC and DAC Control - Address 04h 36 ADC HPF Freeze A Bit 7 36 ADC HPF Freeze B Bit 6 37 Digital Loopback Bit 5 37 DAC Digital Interface Format Bits 4:3 37 ADC Digital Interface Format Bit 0 37

Transition Control - Address 05h 38 DAC Single Volume Bit 7 38 Soft Ramp or Zero Cross Enable Bits 6:5 38 Invert Signal Polarity Bits 4:1 38 De-Emphasis Control Bit 0 39

Mute Control - Address 06h 39 Auto-Mute Bit 5 39 ADC Channel A & B Mute Bits 4:3 39 Mute Polarity Bit 2 39 DAC Channel A & B Mute Bits 1:0 39
LIST OF FIGURES

Figure CS4270 Typical Connection Diagram 8 Figure Output Test Load 11 Figure Maximum Loading 11 Figure Master Mode, Left-Justified SAI 18 Figure Slave Mode, Left-Justified SAI 18 Figure Master Mode, SAI 18 Figure Slave Mode, SAI 18 Figure Master and Slave Mode SDIN vrs. SCLK 18 Figure Format 0, Left-Justified up to 24-Bit Data 19 Figure Format 1, up to 24-Bit Data 19 Figure Format 2, Right-Justified 16-Bit Data. Available in Control Port Mode only Format 3, Right-Justified 24-Bit Data. Available in Control Port Mode only 19 Figure Mode Control Port Timing 20 Figure SPI Control Port Timing 21 Figure De-Emphasis Curve 27 Figure CS4270 Recommended Analog Input Network 28 Figure A/D THD+N Performance vrs. Input Source Resistance 28 Figure A/D Dynamic Range vrs. Input Source Resistance 29 Figure CS4270 Example Analog Input Network 30

DS686PP1

CS4270

Figure CS4270 Recommended Analog Output Filter 30 Figure Suggested Active-Low Mute Circuit 31 Figure Control Port Timing, SPI Mode 32 Figure Control Port Timing, Mode 33 Figure De-Emphasis Curve 39 Figure DAC Single-Speed Stopband Rejection 41 Figure DAC Single-Speed Transition Band 41 Figure DAC Single-Speed Transition Band detail 41 Figure DAC Single-Speed Passband Ripple 41 Figure DAC Double-Speed Stopband Rejection 41 Figure DAC Double-Speed Transition Band 41 Figure DAC Double-Speed Transition Band detail 42 Figure DAC Double-Speed Passband Ripple 42 Figure DAC Quad-Speed Stopband Rejection 42 Figure DAC Quad-Speed Transition Band 42 Figure DAC Quad-Speed Transition Band detail 42 Figure DAC Quad-Speed Passband Ripple 42 Figure ADC Single-Speed Stopband Rejection 43 Figure ADC Single-Speed Stopband detail 43 Figure ADC Single-Speed Transition Band detail 43 Figure ADC Single-Speed Passband Ripple 43 Figure ADC Double-Speed Stopband Rejection 43 Figure ADC Double-Speed Stopband detail 43 Figure ADC Double-Speed Transition Band detail 44 Figure ADC Double-Speed Passband Ripple 44 Figure ADC Quad-Speed Stopband Rejection 44 Figure ADC Quad-Speed Stopband detail 44 Figure ADC Quad-Speed Transition Band detail 44 Figure ADC Quad-Speed Passband Ripple 44

LIST OF TABLES

Table Speed Modes 22 Table Clock Ratios - Stand-Alone Mode 23 Table CS4270 Stand-Alone Mode 24 Table Speed Modes 25 Table Clock Ratios - Control Port 25 Table Analog Input Design Parameters 29 Table Memory Address 33 Table Functional Mode 36 Table MCLK Divider 36 Table DAC Digital Interface Formats 37 Table ADC Digital Interface Formats 37 Table Soft Cross or Zero Cross Mode 38 Table Digital Volume Control 40

DS686PP1

CS4270

PIN DESCRIPTIONS - SOFTWARE MODE

SDIN

LRCK

MCLK

SCLK

DGND

SDOUT

SDA/CDOUT

SCL/CCLK

AD0/CS

AD1/CDIN

MUTEB AOUTB AOUTA MUTEA AGND VA FILT+ VQ AINB AINA RST AD2

Pin Name SDIN

LRCK

MCLK SCLK VD DGND SDOUT VLC

SDA/CDOUT

SCL/CCLK

AD0/CS

AD1/CDIN

AD2 RST AINA AINB VQ FILT+ VA AGND MUTEA MUTEB AOUTA AOUTB

Pin Description
1 Serial Audio Data Input - Input for two’s complement serial audio data.

Left Right Clock Input/Output - Determines which channel, Left or Right, is currently active on the serial audio data line.
3 Master Clock Input - Clock source for the delta-sigma modulator and digital filters.
4 Serial Clock Input/Output - Serial clock for the serial audio interface.
5 Digital Power Input - Positive power supply for the digital section.
6 Digital Ground Input - Ground reference for the internal digital section.
7 Serial Audio Data Output - Output for two’s complement serial audio data.
8 Control Port Power Input - Determines the signal level for the Control Port.

Serial Control Data Input/Output - SDA is a data I/O in Mode. CDOUT is the output data line for the Control Port interface in Mode.
10 Serial Control Port Clock Input - Serial clock for the serial Control Port.

Address Bit 0 / Control Port Chip Select SPI Input - AD0 is a chip address pin in Mode. CS is the chip select signal for SPI format.
12.ORDERING INFORMATION

Product CS4270

CS4270 CDB4270

Package
24-Bit 192 kHz Stereo Audio CODEC
24-TSSOP
24-Bit 192 kHz Stereo Audio CODEC
24-TSSOP

CS4270 Evaluation Board

Pb-Free YES

YES -

Grade Commercial

Automotive -

Temp Range -10° to +70° C
-40° to +85° C -

Container Rail

Tape & Reel Rail

Tape & Reel -

Order # CS4270-CZZ CS4270-CZZR CS4270-DZZ CS4270-DZZR

CDB4270
13.REVISION HISTORY

Release A1

Initial Release

Changes

DS686PP1

Release PP1

CS4270

Changes

Update Release after B0 chip validation Changed value of A/D shunt capacitor from 2200 pF to 220 pF in Figure 18 Added “single ended input” to “A/D Features” on page 1 and “single ended output” to “D/A
Features” on page 1 Added V or 5 V core supply” to “System Features” on page 1 Added package/grade & ordering info to “General Description” on page 2 Changed note in Figure 1 Moved ordering info to Section 12 Moved Typical Connection Diagram to Section 3 Removed SOIC data from Thermal Characteristics Table on page 9 Changed DAC THD+N specs in “DAC Analog Characteristics - Commercial Grade” on
page 10 and “DAC Analog Characteristics - Automotive Grade” on page 10 Changed DAC Full Scale Output Voltage specs in “DAC Analog Characteristics - all Modes”
on page 12 Changed A/D THD+N and Full Scale Input Voltage specs in “ADC Analog Characteristics -

DS686PP1

CS4270

Contacting Cirrus Logic Support

For all product questions and inquiries, contact a Cirrus Logic Sales Representative.

To find the one nearest to you, go to

IMPORTANT NOTICE
"Preliminary" product information describes products that are in production, but for which full characterization data is not yet available. Cirrus Logic, Inc. and its subsidiaries "Cirrus" believe that the information contained in this document is accurate and reliable. However, the information is subject to change without notice and is provided "AS IS" without warranty of any kind express or implied . Customers are advised to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, indemnification, and limitation of liability. No responsibility is assumed by Cirrus for the use of this information, including use of this information as the basis for manufacture or sale of any items, or for infringement of patents or other rights of third parties. This document is the property of Cirrus and by furnishing this information, Cirrus grants no license, express or implied under any patents, mask work rights, copyrights, trademarks, trade secrets or other intellectual property rights. Cirrus owns the copyrights associated with the information contained herein and gives consent for copies to be made of the information only for use within your organization with respect to Cirrus integrated circuits or other products of Cirrus. This consent does not extend to other copying such as copying for general distribution, advertising or promotional purposes, or for creating any work for resale.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE “CRITICAL APPLICATIONS” . CIRRUS PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED FOR USE IN AIRCRAFT SYSTEMS, MILITARY APPLICATIONS, PRODUCTS SURGICALLY IMPLANTED INTO THE BODY, AUTOMOTIVE SAFETY OR SECURITY DEVICES, LIFE SUPPORT PRODUCTS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF CIRRUS PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER’S RISK AND CIRRUS DISCLAIMS AND MAKES NO WARRANTY, EXPRESS, STATUTORY OR IMPLIED, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR PARTICULAR PURPOSE, WITH REGARD TO ANY CIRRUS PRODUCT THAT IS USED IN SUCH A MANNER. IF THE CUSTOMER OR CUSTOMER’S CUSTOMER USES OR PERMITS THE USE OF CIRRUS PRODUCTS IN CRITICAL APPLICATIONS, CUSTOMER AGREES, BY SUCH USE, TO FULLY INDEMNIFY CIRRUS, ITS OFFICERS, DIRECTORS, EMPLOYEES, DISTRIBUTORS AND OTHER AGENTS FROM ANY AND ALL LIABILITY, INCLUDING ATTORNEYS’ FEES AND COSTS, THAT MAY RESULT FROM OR ARISE IN CONNECTION WITH THESE USES.

Cirrus Logic, Cirrus, the Cirrus Logic logo designs, and Popguard are trademarks of Cirrus Logic, Inc. All other brand and product names in this document may be trademarks or service marks of their respective owners.
is a registered trademark of Philips Semiconductor.

SPI is a trademark of Motorola, Inc.

DS686PP1
More datasheets: CY26049ZXC-36T | CY26049ZXI-36 | CY26049ZXI-36T | FDZ7064AS | 19-21SYGC/S530-E1/TR8 | SF3321-60011 | 50748603332500 | 50747603331500 | 26800B-370 | CS4270-CZZ


Notice: we do not provide any warranties that information, datasheets, application notes, circuit diagrams, or software stored on this website are up-to-date or error free. The archived CS4270-DZZR Datasheet file may be downloaded here without warranties.

Datasheet ID: CS4270-DZZR 523171