AD8343ARUZ

AD8343ARUZ Datasheet


The AD8343 is a high-performance broadband active mixer. With wide bandwidth on all ports and very low intermodulation distortion, the AD8343 is well suited for demanding transmit applications or receive channel applications.

Part Datasheet
AD8343ARUZ AD8343ARUZ AD8343ARUZ (pdf)
Related Parts Information
AD8343ARUZ-REEL AD8343ARUZ-REEL AD8343ARUZ-REEL
AD8343ARUZ-REEL7 AD8343ARUZ-REEL7 AD8343ARUZ-REEL7
PDF Datasheet Preview
High-performance active mixer Broadband operation to GHz Conversion gain 7 dB Input IP3 dBm LO drive dBm Noise figure 14 dB Input P1dB dBm Differential LO, IF and RF Ports 50 Ω LO input impedance Single-supply operation 5 V 50 mA typical Power-down mode 20 uA typical

Cellular base stations Wireless LAN Satellite converters SONET/SDH radio links RF instrumentation

The AD8343 is a high-performance broadband active mixer. With wide bandwidth on all ports and very low intermodulation distortion, the AD8343 is well suited for demanding transmit applications or receive channel applications.

The AD8343 provides a typical conversion gain of 7 dB. The integrated LO driver supports a 50 Ω differential input impedance with low LO drive level, helping to minimize external component count.

The open-emitter differential inputs can be interfaced directly to a differential filter or driven through a balun transformer to provide a balanced drive from a single-ended source.

The open-collector differential outputs can be used to drive a differential IF signal interface or convert to a single-ended signal through the use of a matching network or transformer. When centered on the VPOS supply voltage, the outputs swing ±1 V.

DC-to-2.5 GHz High IP3 Active Mixer

AD8343

FUNCTIONAL BLOCK DIAGRAM

COMM 1

AD8343
14 COMM

INPP 2
13 OUTP

INPM 3
12 OUTM

DCPL 4
11 COMM

VPOS 5 PWDN 6

BIAS

COMM 7
10 LOIP 9 LOIM 8 COMM
01034-001

Figure

The LO driver circuitry typically consumes 15 mA of current. Two external resistors are used to set the mixer core current for required performance, resulting in a total current of 20 mA to 60 mA. This corresponds to power consumption of 100 mW to 300 mW with a single 5 V supply.

The AD8343 is fabricated on Analog Devices, Inc.’s highperformance 25 GHz silicon bipolar IC process. The AD8343 is available in a 14-lead TSSOP package. It operates over a −40°C to +85°C temperature range. A device-populated evaluation board is available.

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

Tel:

Fax:
2006 Analog Devices, Inc. All rights reserved.

AD8343

TABLE OF CONTENTS

Basic Operating Instructions 3 Typical AC 4 Typical Isolation Performance 4 Absolute Maximum 5 ESD 5 Pin Configuration and Function 6 Simplified Interface Schematics 7 Typical Performance Characteristics 8 Receiver Characteristics 8 Transmit 13 Circuit 15 DC Interfaces 16 Biasing and Decoupling VPOS, DCPL ................................. 16

Power-Down Interface PWDN 16 AC 17 Input Interface INPP and INPM 18
Single-Ended-to-Differential 18 Input Matching Considerations 18 Input Biasing Considerations 19 Output Interface OUTP, OUTM 20 Output Matching Considerations 20 Output Biasing Considerations 20 Input and Output Stability 21 Local Oscillator Input Interface LOIP, LOIM ..................... 22 DC Coupling the 22 A Step-by-Step Approach to Impedance Matching 23 26 Downconverting Mixer 26 Upconverting 26 Evaluation Board 27 Outline Dimensions 32 Ordering Guide 32
Changes to General Description 1 Changes to Table 3 Changes to Table 4 Changes to Power-Down Interface PWDN Section 16 Changes to Output Matching Considerations Section.............. 20 Changes to Circuit Description Section 15 Changes to Output Matching Considerations 20 Changes to Upconverting Mixer Section 26 Changes to Table 6, Table 7, and Table 8 27 Changes to Figure 71 and Figure 29 Updated Outline Dimensions 32 Changes to Ordering Guide 32

Edits to Absolute Maximum Ratings Edits to Input Interface LOIP, LOIM 17 Edits to Table III 22 Edits to Table IV 23 Edits to Table 23 Edits to Figure 23 Edits to Figure 23

Version

AD8343

SPECIFICATIONS

BASIC OPERATING INSTRUCTIONS

VS = V, TA = 25°C, unless otherwise noted.

Table Parameter INPUT INTERFACE INPP, INPM

Differential Open Emitter DC Bias Voltage Operating Current Each Input IO Value of Bias Setting Resistor1 Port Differential Impedance

OUTPUT INTERFACE OUTP, OUTM Differential Open Collector DC Bias Voltage Swing Operating Current Each Output Port Differential Impedance

LO INTERFACE LOIP, LOIM Differential Common Base Stage DC Bias Voltage2 LO Input Power Port Differential Reflection Coefficient

POWER-DOWN INTERFACE PWDN Threshold

PWDN Response Time3

PWDN Input Bias Current

POWER SUPPLY Voltage Range Total Quiescent Current

Powered-Down Current

Conditions/Comments

Internally generated Current set by R3, R4 see Figure 72 1% bias resistors R3, R4 see Figure 72 f = 50 MHz R3 and R4 = Ω see Figure 57

Externally applied Collector bias VS = VPOS Same as input current f = 50 MHz see Figure 60

Internally generated port is typically ac-coupled 50 Ω impedance see Figure 65 See Figure 64

Assured on Assured off Time from device on to off see Figure 52 Time from device off to on see Figure 53 PWDN = 0 V device on PWDN = 5 V device off

R3 and R4 = Ω see Figure 72 Over temperature VS = V VS = V Over temperature VS = V

Min 5
300 −12

VS −
5 VS ± 1 IO 900 − j 77
360 −10 −10
500 −160 0
20 6 50

VS + 2
450 −3

VS −
−250
60 75 95 15 150
1 The balance in the bias current in the two legs of the mixer input is important to applications where a low feedthrough of the local oscillator LO is critical. 2 This voltage is proportional to absolute temperature PTAT . See the DC Coupling the LO section for more information regarding this interface. 3 Response time until device meets all specified conditions.

Unit

V mA Ω Ω

V mA Ω
mV dBm dB

V us ns uA

V mA uA
ORDERING GUIDE

Model AD8343ARU-REEL AD8343ARU-REEL7 AD8343ARUZ1 AD8343ARUZ-REEL1 AD8343ARUZ-REEL71 AD8343-EVAL AD8343-EVALZ1
1 Z = Pb-free part.

PIN 1

SEATING PLANE
8° 0°

COPLANARITY

COMPLIANT TO JEDEC STANDARDS MO-153-AB-1

Figure 14-Lead Plastic Thin Shrink Small Outline Package TSSOP RU-14

Temperature Range to +85°C to +85°C to +85°C to +85°C to +85°C to +85°C

Package Description 14-Lead Plastic TSSOP 14-Lead Plastic TSSOP, 13" Tape and Reel 14-Lead Plastic TSSOP, 7" Tape and Reel 14-Lead Plastic TSSOP 14-Lead Plastic TSSOP, 13" Tape and Reel 14-Lead Plastic TSSOP, 7" Tape and Reel Evaluation Board Evaluation Board

Package Option RU-14 RU-14 RU-14 RU-14 RU-14 RU-14
2006 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners.

C01034-0-11/06 B
More datasheets: XRP7708EVB | XRP7708ILB-F | FIT0169 | AON6370_002 | AON6370_001 | 19028254A | MSQC6912C | 333-2USOC/H3/S530-A3 | DN-19SRV-26U-SW-N | AD8343ARUZ-REEL


Notice: we do not provide any warranties that information, datasheets, application notes, circuit diagrams, or software stored on this website are up-to-date or error free. The archived AD8343ARUZ Datasheet file may be downloaded here without warranties.

Datasheet ID: AD8343ARUZ 517754