То	Digi key	

Issue No. :	UCH2003421	
Date of Issue :	April 25.2003	
Classification:	■ New □ Change	d 🗖 Revised

PRODUCT SPECIFICATION FOR INFORMATION

Product Description	:	Multilayer Ceramic Chip Capacitors				
Product Part Number	:	ECJCV50J106M (0805 VA Type, Temp.Char.X5R)				
		ECJDV50J106M (1206 VA Type, Temp.Char.X5R)				
		ECJDV50J226M (1206 VA Type, Temp.Char.X5R)				
Classification of Spec	:	Specifications				
Applications	:	Consumer Type Electric Equipment				
	F	or other applications contact our person signed below.				
Term of Validity	:	April 24.2008 from the date of issue				

CUSTOMER USE ONLY	Receipt Record # :		
This was certainly received by us.	Date of Receipt :		
1(one) copy is being returned to you.	Received by :		
	Title: Dept :		

Ceramic Business Unit	Prepared by : EngineeringSection
LCR Device Company	Contact Person : <u>J Senshu</u>
Matsushita Electronic Components Co., Ltd.	Title : Engineer
〒571-8506 1006 Kadoma, Osaka, Japan	Authorized by : H Hous
Tel : Osaka (06) 6908-1101	Title : Manager of Engineering
Fax : Osaka (06) 6908-7735	

•This product has not been manufactured with any ozone depleting chemical controlled under the Montreal Protocol.

·All the materials used in this part contain no brominated materials of PBBOs or PBBs as the flame retardant.

[•]All the materials used in this part are registered material under the Law Concerning the Examination and Regulation of Manufacture, etc. of Chemical Substances.

CLASSIFICATION	S	PECIFICA	TIONS			No. 151S-E0	CJ-KBD38E
SUBJECT Multilayer Ceramic Chip Capacitor						PAGE 1	of 1
"	"12"(EIA 080	5)VA Type I	ndividual Specifi	cation	-	DATE 23 th	Apr. 2003
1.Scope This specificatio Temp. Char:X5F	n applies to I R Rated voltag	MATSUSHITA ge DC6.3V	.'S Multilayer Ce Nominal Cap.10μ	eramic Ch F.	ip Capacit	or "0805 V	А Туре"
2.Style and Dimensi	ons						
	1 \\\/	1				Table 1	
	<	1↓	<u>← ' →</u>		Symb	ol Dimens	ions(mm)
					L	2.00	±0.20
		<u> </u> ↑ .			W	1.25	±0.20
		╡┷╵╵└			Т	0.85	±0.10
		L_1			L1,L2	2 0.50	±0.25
3. Operating Tempe	erature Range						
Ton	nerature Char	acteristics	Operating Temp	Range			
Class2	Y5R	00101131103		°C			
010002				0			
4. Individual Specifi	cation	T					
[Potod	Table 3	Nominal		1		
Part Number	Voltage	Temp. Char.	Capacitance	Cap. Tol	erance		
ECJCV50J106M	D.C. 6.3V	X5R	10 μF	M: ±	20%		
Common Cod	Packaging	Styles Packag	emp. Char.	Rated Vo	minal Cap.	Cap. Tolerance Code Show in Table 3	
C 0805 VA Typ	pe V φ1	80Reel Paper	Taping 4000pcs	UJ L	JC6.3V		
· · · · · · · · · · · · · · · · · · ·		· · ·					
6. Temperature Cha	aracteristics of	Class 2 Capa Table 4	citors				
Town Char	Capacitance	Change rate fr	om Temperature	. Meas	surement	Defe	ionoc
Code	Temp. Char.	Without vo	Itage application	Tem R	iperature Range	Tempe	erature
5	X5R	-	+/-15%	-55 t	to +85°C	+25	5°C
7. Soldering method Soldering method	d hod of Multilaye	er ceramic chi	p capacitor shall	be reflow s	soldering.		
Ceramic Busines	s Unit LCR D	evice Compar	ıy		APPROVA	L CHECK	DESIGN
Matsushita Elect	ronic Compone	ents Co.,Ltd.			Hltow	A Omi	T Senshu
	Ica laman				11.1000		

CLASSIFICATION	SPECIFICATIONS	No. 151S-ECJ-KAD39E
SUBJECT	Multilayer Ceramic Chip Capacitor	PAGE 1 of 1
	"13" (EIA 1206) VA Type Individual Specification	DATE 23 th Apr. 2003

1.Scope

This specification applies to MATSUSHITA'S Multilayer Ceramic Chip Capacitor "1206 VA Type" Temp. Char: X5R Rated voltage DC6.3V Nominal Cap.10µF,22µF.

2.Style and Dimensions





Table 1				
Symbol	Dimensions(mm)			
L	3.20 ± 0.20			
W	1.60 ± 0.20			
Т	0.85±0.10			
L1,L2	0.60 ± 0.30			

3. Operating Temperature Range

	Table 2	
	Temperature Characteristics	Operating Temp. Range.
Class2	X5R	-55 to +85°C

4. Individual Specification

		Table 3		
Part Number	Rated Voltage	Temp. Char.	Nominal Capacitance	Cap. Tolerance
ECJDV50J106M	D.C. 6.3V	X5R	10 μF	M: ±20%
ECJDV50J226M	D.C. 6.3V	X5R	22 μF	M: ±20%

5. Explanation of Part Numbers

	<u>E C J</u> Common Code	<u>D</u>	<u>V</u>	5_ Temp. Char. Show in Table 4	<u>0</u> (<u>J 1 0 6</u> Nominal Cap	<u>M</u> Cap. Tolerance Code
Size C	ode	Packaging	Styles			Code Voltage	Show in
Code	Size	Code	Pa	ackaging		0J DC6.3V	Table J
D	1206 VA type	V φ'	180Reel Pa	per Taping 4000	pcs		

6. Temperature Characteristics of Class 2 Capacitors

Temp Char	Capacitance C	hange rate from Temperature.	Measurement	Peference
Code	Temp. Char.	Without voltage application	Temperature	Temperature
Code	-		Range	remperature
5	X5R	+/-15%	-55 to +85°C	+25°C

7. Soldering method

Soldering method of Multilayer ceramic chip capacitor shall be reflow soldering.

Note :

Ceramic Business Unit LCR Device Company	APPROVAL	CHECK	DESIGN
Matsushita Electronic Components Co.,Ltd.			
Kadoma, Osaka, Japan	H.Itow	A.Omi	T.Senshu

CLASSIFICATION	SPEC	IFICATIO	NS		No. 1518	S-EC	J-KZD38E
SUBJECT	Multilayer Ce	ramic Chip	Capacitor		PAGE	1	of 7
Cor	nmon Specificatior	ns (Class2	Large Capacitance)	DATE	23 th .	Apr. 2003
 Scope This specification Char:X5R Rated If there is a diffe given to the indivi 	applies to MATSUSHI d voltage DC6.3V. rence between this co idual specifications	TA'S Multilay ommon speci	er Ceramic Chip Capac fication and any indivi	citor "0805 , dual specific	1206 VA ations, pi	Type' riority	" Temp. / shall be
 2. Applications 2.1 This productions 2.1 This productions 2.1 This productions 2.1 This productions 4 However, definitive mode expectally for the follo expectation 2.2 Whenever a consultation 2.3 For the follo 2.3.1 When it 2.3.2 Any ap indirect expectation 2.3 For the follo 2.3 The follo 2.3 The follo 2.3 The follo 2.3 The follo 3 The follo 4 Th	t shall be used for gen shold, office, informatic pending on ways of a s of performance dete or such product design this product affects en e safety as a system by gle trouble with this pro- e-design consideration doubt about safety ari- without fail. wing applications, plea t is considered hard to plications where a tro Submarine Equipment (Arcraft Equipment, Arc Submarine Equipment of Power generation con (atomic power, hydro Medical Equipment (lif Information processing) Electric Heating Applia (Becurity Systems an equivalent equipment	neral purpose on & communi pplication the rioration or sl in needed a hig nd product sh by adding prot y adding prot y adding a red oduct s shall be pra ises from this see consult us follow the ins buble or erron s which could erospace Equ (submarine re (motor vehicle trol Equipment electric powe is - support eq g Equipment (ances, Burnin tent	e applications required (cation) equipment. ere might be possibilit nort/open circuits. gh level of safety, a chall be recommended; ective devices or circul lundant-design circul cticed for a higher lev product, please inform of a different specific structions below for safe leous operation with t l result in death or inju- ipment (artificial satell epeating equipment, et es, airplane, trains, shipt tr, thermal power plant uipment, a pacemaker a large scale compute g Apparatus so forth	of consume ies to accele areful pre-st uits. its not to bed el of safety. n us immedia cation from t afety or hand his product n ury ; ite, rocket, e cc.) p, traffic sign control syst for the heart r system)	r-type-el erate the udy abou come uns ttely for t this speci lling. may caus tc.) al contro t, dialysis	lectro life-a afe ba echni ficatio se d	nic(audio end as in v a single ecause of cal on. irectly or
3. Part Number Cod <u>E C J C</u> (1) (2)	e <u>V 5 0 J</u> (3) (4) (5)	<u>106</u>	<u>M</u> (7)				
 3.1 Common Co ECJ : Mult 3.2 Size(2), Pack Rated Voltag Shown in Ind 3.3 Nominal Cap The Nominal and is identif represent sig of zero to fo 	de ① :ilayer Ceramic Chip C (aging Styls③. Temper ge⑤, Capacitance Tole lividual Specification. (acitance⑥ Capacitance value is fied by a three-digit nu gnificant figures and the llow.	apacitors ature Chara erance⑦ expressed in umber ; the fin le last digit sp	cteristic④, Pico farads(pF) rst two digit becifies the number	Symbol (E 104 105 106	1 (.x.)	<u>Nomin</u> 0. 1, 10	hal Cap. 1 μ F μ F 0 μ F
Note ;							
Coromio Businoss	Linit LCP Davias (Company		APPROVAL	CHE	∩k	DESIGN

H.Itow

A.Omi

T.Senshu

Matsushita Electronic Components Co.,Ltd.

Kadoma, Osaka, Japan



CLAS	SSIFICATION		SPECIFICATIONS		No	^{o.} 151	S-ECJ-KGD	38E
SUB	JECT		Multilayer Ceramic Chip Capacit	or	PA	AGE	3 of 7	
		Commo	on Specifications (Class2 Large C	Capacitance)	DA	ATE	23 th . Apr. 200	03
			Table 2					
No.	Conter	nts	Performance		Test Met	thod		
1	Appearance		There shall be no defects which affect	With a magnifying	g glass (3	times	s).	
			the life and use.					
2	Dimensions		Shown in Individual Specification.	With slide caliper	rs and a n	nicron	neter.	
3	Dielectric		There shall be no dielectric breakdown	Test voltage :				
	Withstanding	voltage	or damage.	250% of rated vo	ltage	ha aha	wa walua far	1
				to 5 seconds	ltage of tr	ne abo	ove value for	1
				Charge/discharg	e current	: shall	be within 50n	nA.
4	Insulation		More than 100/C M Ω .	Measuring voltag	ge : Rated	l volta	ge	
	Resistance(I.	R.)	(C : Rated Cap. in μF)	Measuring voltag	ge time : 6	60 ± 5	S	
				Charge/discharg	e current	: shall	be within 50n	nA.
5	Capacitance		Shall be within the specified tolerance.	Cap.	Measurin	ng	Measuring Voltage	
6	Dissipation F	actor	0.15 max.	C≦10µF	1kHz±1	0%	1.0±0.2Vr.m.s	<u>.</u>
	(tanδ)			C>10µF	120Hz±2	20%	0.5±0.1Vr.m.s	ŝ.
				For the class2 C	apacitors	s, perf	orm the	
				heat treatment i	n par. 5. 1	1. 1.		
				Our Measuremer	nt instrum	nent is	s shown in th	е
	T	\A/2111		Table 3. Measure the ca	apacitance	e at	each stage	by
/	Characteris-	Voltare	Temp. Char. ASR : Within ±15%	changing the ter	perature	in the	order of ste	p 1
	tics	Appli-		to 4 shown in t rate of change	he table regarding	below g the	 Calculate t capacitance 	the at
		cation		stage 3 as the re	eference.	-		
				Temp. C	har.		X5R	
				Stage	1 2		20工2 55上2	
				Stage	2		$\frac{-55\pm 5}{25\pm 2}$	
				Stage	4		25±2 85+2	
				Stage	5		25±2	
					Measurir	ng	Measuring	
				Cap.	Frequence	cy	Voltage	
				C≦10μF	1kHz±1	0%	0.5±0.1Vr.m.s	3.
				<u> </u>	120Hz±2	20%	0.5±0.1Vr.m.s	j
8	Adhesion		The terminal electrode shall be free	Solder the speci	men to th	ne test	ting jig showr	ו in
			from peeling or signs of peeling.	the figure., and	apply a 5	N for	ce in the arr	ow
				direction for 10 s	seconds.			
					°.		Л	
						¥ 1		
					s	'/ Samp	Ll le	
						0.50/	• • •	
				Material : Alumin	a board ()	.95% m	iin.) or glass	
				Thickness : 1.0m	im min.			
	I		(continue)					
Note	;							

CLASSIFICATION SPECIFICATIONS					No. 151S-E	CJ-KGD38E		
SUB	JECT		Multilayer (Ceramic Chip Capac	itor		PAGE 4	of 7
		Commo	on Specificat	ions (Class2 Large	Capacit	ance)	DATE 23 th	. Apr. 2003
				Table 2				
No.	Conte	nts	F	Performance		Tes	t Method	
9	Bending	Appea-	There shall b	e no cracks and othe	er After	soldering capac	itor on the sub	strate 1mm
	Strength	rance	mechanical dar	nage.	of ber	iding shall be a	pplied for 5 sec	conds.
					(show	ng speed . Thin n in Fig. 3)	1/ 5	
		Capac-	X5R	Within $\pm 12.5\%$			I	a
		itance				20	↓	Valu
						-4	R 3 4 0	8
								Bend
							====	
						45+2	45+2	11
						<u> </u>		
10	Vibration	Appea-	There shall be	no cracks and other	For th	e class 2 Capa	citors, perform	the heat
	Proof	rance	Mechanical dar	nage.	treatn	nent in par. 5.1.	1.	
		Capac-	Shall be within	the specified tolerance.	Solder	r the specimen	to the testing	jig shown
		itance			in Fig	2. Apply a varia	able vibration o	of 1.5mm
		tan δ	Shall meet the	specified initial value.	total a	amplitude in the	$\sim 10 \sim 55 \sim 10$ H	z vibration
					perpendicular directions for 2 hours each, a			
					cotar c			
11	Resistance	Appea-	There shall be	no cracks and other	(1)Sol	der both metho	od	
	to Solder	rance	Mechanical da	amage.	Pre	conditioning : I	leat Temperat	ure
	Heat	Capac-	Characteristic	Change from the value	Sol	(; der temperatur	See 5.1.1)/ Clas ∝ · 270 + 5℃	is2
		itance		before test.	Dip	ping period : 3:	E.270±30 ±0.5s	
			X5R	Within $\pm 12.5\%$	Pre	heat condition		
		$tan \delta$	Shall meet the	specified initial value.	Order	Temp.	Period	(s) T . "10"
		I.R.	Shall meet the	specified initial value.	1	(°C) 80 to 100	120 to 180	300 to 360
		With-	There shall be	no dielectric breakdown	2	150 to 200	120 to 180	300 to 360
		stand	or damage.		Use s	older H63A(JIS	–Z–3282).For t	he flux,
		voltage			use ro	osin (JIS-K-590)2) ethanol solu	ution of a
					conce	ntration of abo ers for the bol	ut 25% by weig der to din the s	ht. Use
					Recov	verv: 48 ± 4 ho	urs	specimen.
						,		
				(continue)				
NI -								
inote	:							

CLAS	SSIFICATION		SPEC	CIFICATIONS			No. 15	1S-ECJ-KGD38E
SUB	JECT		Multilayer (Ceramic Chip Capacit	or		PAGE	5 of 7
		Commo	on Specificati	ions (Class2 Large C	apacita	ance)	DATE	23 th . Apr. 2003
				Table 2				
No.	Conter	its	F	Performance		Test N	<i>l</i> lethod	
12	Solderability		More than 75%	of the soldered area of	Solder	temperature : 23	30±5°	С
			both terminal e	electrodes shall be	Dipping	period:4±1s		
			covered with fi	resh solder.	Dip the	specimen in sol	der so	that both
					termina	l electrodes are	compl 22222	etely submerged.
					rosin (IIS-K-5902) of e	-3202, ethanol	solution of a
					concen	tration of about	25% by	/ weight.
					Use tw	eezers for the he	older t	o dip the
		1			specim	en.		
13	Temperature	Appea-	There shall be	no mechanical damage.	Solder	the specimen to	the to	esting jig shown
	cycle	rance Conso-	Tamp Char	Change from the value	in Fig.2	. Condition the s	specim	ien to each
		itance	Temp. Char.	before test	temper	rature from step	1 to 4	in this order for
		leanoo	X5R	Within $\pm 12.5\%$	the pe	riod shown in the	e table	below. Regard-
		tan δ	Shall meet the	specified initial value.	ing this	s conditioning as	one c	ycle, perform
		I.R.	Shall meet the	specified initial value.	5 cycle	es continuously.		
		With-	There shall be	no dielectric breakdown	STEP	TEMPERATURE	E (° C)	PERIOD (min)
		stand voltage	or damage.		1	Minimum opera	ation ±3	30±3
					2	Room tempera	ature	3 max.
					_	Maximum opera	ation	
					3	temperature	±5	30±3
					4	Room tempera	ature	3 max.
					For the	e class2 capacito	ors. pe	rform the heat
					treatm	ent in par. 5.1.1.	,	
					Before	the measureme	nt afte	er test, the
					specim	en shall be left t	to star	nd at room
					tempe	erature for the fo	ollowin	g period :
					48±4	l h		
14	Moisture	Appea-	There shall be	no mechanical damage	For the	class2 capacito	ors per	form the heat
	Resistance	rance		no moonamour aamago.	treatme	ent in par. 5. 1. 1		ionn the neut
		Capac-	Characteristic	Change from the value	Solder	the specimen to	the te	esting jig shown
		itance		before test	in Fig.2			
			X5R	Within $\pm 20\%$	Teette	managerature i 404	∟າ⁰⊂	
		tan ờ	0.25 max.		Relativ	e humidity · 90 to	∟∠ C o 95%	
		I.R.	More than 10/	CMΩ.	Test pe	eriod : 500+24/	′0 h	
			(C : Rated Cap	.in μF)				
					Before	the measuremer	nt afte	r test, the
					specim	en shall be left t	o stan	d at room
					temper 48+4	ature for the foil I h	lowing	period :
<u> </u>		<u> </u>		(continue)		r 11		
Note	;							

CLA	SSIFICATION		SPECIF	ICATIONS		No. 151S-ECJ-KGD38E		
SUB	JECT		Multilayer Cer	amic Chip Capaci	tor	PAGE 6 of 7		
		Commo	on Specifications (Class2 Large Ca		Capacitance)	DATE 23 th . Apr. 2003		
				Table 2		·		
No. Contents Perfomance		Test Method						
15	Moisture Resistant	Appea− rance	There shall be no	There shall be no mechanical damage.		For the class2 capacitors, perform the voltage reatment in par. 5. 1. 2.		
	Loading	Capac- itance	Characteristic	Change from the value before test.	Solder the specimen t in Fig 2.	to the testing jig shown		
			X5R	Within ±20%	 Tact tomporature : 10	+ 2°C		
		tan ô	0.25 max.	_	Relative humidity · 90	to 95%		
		I.R.	More than 5/C M (C : Rated Cap. in	Ω. μF)	Applied voltage : Rate (D. (d Voltage C. Voltage)		
					50mA	current shall be within		
					Test period : 500+2	24/0 h		
					Before the measurement after test, the specimen shall be left to stand at room			
					48 ± 4 h	bliowing period :		
16	High Temperature	Appea− rance	There shall be no	mechanical damage.	For the class2 capacit treatment in par. 5.1.2	tors, perform the voltage		
	Resistant	Capac-	Characteristic	Change from the	Solder the specimen t	to the testing jig shown		
	Loading	itance		value before test.	in Fig 2.			
			X5R	Within $\pm 20\%$				
		tan δ	0.25 max.		Test temperature :	Max. Rated temp.±3°C		
		I.R.	More than 10/C M	1Ω.	Applied voltage : Rated Voltage			
	(C : Rated Cap. in μF		μF)) Charge/discharge c	D. C. Voltage) surrent shall be			
				within 50mA. Test period : 1000+	·48/0 h			
					Before the measurem	ent after test, the		
					specimen shall be left	to stand at room		
					temperature for the for 48 ± 4 h	bliowing period :		
Whe	n uncertainty	occurs i	n the weather resis	stance characteristic	tests (temperature cyc	cle, moisture resistance,		

hig 1g), 1 p itself.



CLASSIFICATION SPECIFICATIONS No. 151S-ECJ-SSOC							
SUBJECT Multilayer Ceramic Chip Capacitor PAGE 1 of 12							
Common Specifications (Precautions for Use) DATE 1st. Apr. 2							
1. Cautions on Op If a chip sta Such as use If it is used the capacito Design and a 1. 1 Design Ca	 Cautions on Operation 1. Cautions on Operation If a chip stacked ceramic capacitor (hereafter referred to as capacitor) is troubled by its peripheral conditions Such as use environment, design requirements, and installation requirements, it will be short-circuited at worst. If it is used in the shorted state, a large current will flow through it when a voltage is applied which will heat the capacitor body, and possibly burn the circuit board out . Design and assembly cautions are described below. Confirm them sufficiently before use. 1. 1 Design Cautions 						
1. 1. 1 Desi	gn of Circuit						
1. 1. 1. 1	Working temperature The working temperature must be within the range specified The working temperatures must not exceed the maximum we	d in the deliver orking tempera	ry specification. ature				
1. 1. 1. 2	Working voltage The voltage across the terminals of the capacitor must be equipared to be not use the capacitor in a circuit where an abnormal volta (surge voltage, pulse voltage, electrostatic voltage) may be appray be shorted. If a DC voltage is superimposed with an AC voltage ($Vp - p$) is equal to or less than the rated voltage. Even if the voltage is equal to or less than the rated voltage, where a high frequency voltage or a steep pulse voltage is approximate the reliability of the capacitor. If such a voltage is applied continuously to the capacitor, the	qual to or less age exceeding pplied to the c voltage, take when the cap blied continuou service life of	than the rated the rated volta apacitor. The care that the p acitor is used in usly to it, closel f it will be affec	voltage. ge capacitor eak n a circuit y examine ted.			
1. 1. 1. 3	Working current If the capacitor causes a short-circuit at the secondary side current will flow through it to heat the capacitor body, and th Sufficiently examine the safety of use, and install a protectiv	of the power e circuit board e circuit if req	supply circuit, a d may be burnt quired.	a large out.			
1. 1. 1. 4	Self-heating When self-heating is caused by an AC voltage or a pulse volt around the capacitor in use is room temperature (about 25°C (a difference between the surface temperature of the capacita it) comes within 20°C or below. The surface temperature of the capacitor including an amount equal to or less than the maximum working temperature spec For the temperature rise of the capacitor according to the us operating conditions of the equipment in use.	age circuit, if), take care so or and the aml t increased by ified in the de se circuit cond	the ambient ter o that a temper bient temperatu the self-heatin livery specificat litions, check th	nperature ature rise ire around g must be tion. ne actual			
 1. 1. 1. 5 Limitation of use places Do not use the capacitor in the places indicated below. It may cause a short-circuit. (1) Peripheral environmental (weatherproofness) conditions (a) Places where water or salt water is applied directly (b) Places where dewatering state occurs (c) Places where corrosive gases (hydrogen sulfide, sulfurous acid, chlorine, and ammonia) are filled out (2) Places for which the requirements of vibration or impact are so severe as to exceed the range specified in the delivery specification. 							
Note ;							
Ceramic Busines Matsushita Elec	ss Unit LCR Device Company tronic Components Co.,Ltd.	APPROVAL	CHECK	DESIGN			

Kadoma, Osaka, Japan

H.Itow Y.Tsutsumi K.Ohishi

CLASSIFICATION	SPECIFICATIONS	No. 151S-ECJ-SS001E
SUBJECT	Multilayer Ceramic Chip Capacitor	PAGE 2 of 12
	Common Specifications (Precautions for Use)	DATE 1st. Apr. 2002
1. 1. 1. 6 Pie. A A (1 (2 (3) 1. 1. 2 Design 1. 1. 2. 1 S	Common Specifications (Precautions for Use) zoelectricity dielectric used for the capacitor (type 2) causes a piezoelectricity (or an s a result, the following events may occur.) If a signal with a specified frequency is applied to the capacitor, the nat capacitor determined by the size of the capacitor may cause resonance To prevent this problem, it is effective to change the size of the capaci- resonance frequency. An alternative method is to change the material of the capacitor to a loc causing (or with small) piezoelectricity or to use a type 1 capacitor. ?) If vibration or impact is applied to the capacitor, a mechanical force is of signals, which may produce noise. (Particularly, care must be taken whe near an amplifier.) To prevent this problem, the alternative method of changing the materia loss material without causing (or with small) piezoelectricity or the use be used. Even if a beating sound occurs, it does not cause any problem with the p of products. However, the equipment manufacturer is worried about t lead to the occurrence of noise, check the equipment for operation. To se effective to change to a capacitor with a different shape, size, and chara capacitors indicated in items (1) and (2) above. It may also be effective of installation of the capacitor to suppress the resonance with the cabin board or fix the capacitor with the cabinet of the printed circuit board w of Circuit Board When a capacitor is used on an alumina board, it is expected to deteriorat thermal impact (temeerature cycle)	DATE 1st. Apr. 2002 electrostriction). ural frequency of the e and generate noise. itor to change its w loss material without converted to electric en the capacitor is used I of the capacitor to a low of a type 1 capacitor may erformance and reliability the sound. Since it may solve the problem, it is neteristics of the e to change the direction et of a printed circuit ith adhesive agent.
1. 1. 2. 2 S (1 (2	Before using the capacitor on a board, sufficiently examine the actual board quality of the capacitor is not affected. Setting of land dimensions) As the amount of solder increases, stress applied to the capacitor increation cracking. To prevent this problem, when designing the land of a circuit size thereof so that the amount of solder is of appropriate volume. 2) When two or more parts are installed on a common land, separate them the land can be used exclusively for both parts at the solder resist. The recommended land pattern dimensions not causing an excessive are that should be avoided, and recommended cases are shown below. (For General Electronic Equipment , High Value Capacitance Low Thickness Type , 100V · 200V series Solder resist Land Lan	rd to check that the eases, which may lead to board, set the shape and from each other so that mount of solder, cases
Note ;		

CLASSIFICATION	SPECIFICATIONS	No. 151S-ECJ-SS001E		
SUBJECT	Multilayer Ceramic Chip Capacitor	PAGE 3 of 12		
	Common Specifications (Precautions for Use)	DATE 1st. Apr. 2002		

						Unit: : mm
	Com	ponent Di	mension		h	
Size Code	L	W	Т	а	D	С
"06" (0201)	0.6	0.3	0.3	0.2~0.3	0.25~0.3	0.2~0.3
"10" (0402)	1.0	0.5	0.5	0.4~0.5	0.4~0.5	0.5~0.6
"11" (0603)	1.6	0.8	0.8	0.8~1.0	0.6~0.8	0.6~0.8
"12" (0805)	2.0	1.25	0.6~1.25	0.8~1.2	0.8~1.0	0.8~1.0
"13" (1206)	3.2	1.6	0.6~1.6	1.8~2.2	1.0~1.2	1.0~1.3
"23" (1210)	3.2	2.5	1.4~2.5	1.8~2.2	1.0~1.2	1.8~2.3
"34" (1812)	3.2	2.5	2.5~3.2	3.0~3.5	1.2~1.6	2.3~3.0



						Unit: : mm
Size Code	Com	ponent Di	mension		h	
Size Gode	L	W	Т	а	D	С
"21" (0508)	1.25	2.0	0.85	0.5~0.7	0.5~0.6	1.4~1.9
"31" (0612)	1.6	3.2	0.85	0.8~1.0	0.6~0.7	2.5~3.0



In	.i+•	mm

Size Cede	Comp	onent Dime	ension		h		П
Size Code	L	W	Т	a	D	C	F
"10" (0005)	0.0 1.05	1.05	0.85	0.55~	0.5~	0.2~	0.4~
12 (0605)	2.0	1.20		0.75	0.6	0.3	0.6
"10" (100c)	2.0	1.6	0.05	0.9~	0.7~	0.35~	0.7~
13 (1200)	J.Z	1.0	0.80	1.1	0.9	0.45	0.9

	SPECIFICATIONS	3	No. 151S-ECJ-SS00
JBJECT	Multilayer Ceramic Chip C	apacitor	PAGE 4 of 12
C	ommon Specifications (Precau	utions for Use)	DATE 1st. Apr. 200
	Cases that should be avoided a	and recommended cases	
Item	Cases that should be avo	oided Case of improve	ement by pattern division
mixed mounting togo with parts with lead	ether Sec	ad line with lead	Sectional plan
arrangement near chassis	Chassis Solder (groung solder) Electrode pattern Sec	Solder resist	Sectional plan
retrofitting of parts with lead	Soldering lead of ret	iron trofitted parts stional plan	Sectional plan
lateral arrangement	Land portion excess soldered	sively	Solder resist
later	at the time of cooling.	ount of solder	
	Recommended amo		
(a)	Too large amount of (b) Proper	amount (c) Too smal	l amount
(a)	Too large amount of (b) Proper solder of solder	amount (c) Too smal er of solder	l amount
(a)	Too large amount of (b) Proper solder of solder	amount (c) Too smal er of solder	l amount <u>_</u> ←solder
(a)	Too large amount of (b) Proper solder of solder	amount (c) Too smal er of solder	l amount <u>}</u> ←solder
(a) 1. 1. 2. 3 Arran If a ci capac the de	Recommended and Too large amount of (b) Proper of solder solder PC board gement of part rcuit board is bent in the process or itor may cause a crack. To prevent flection of the circuit board can be m	amount (c) Too smal of solder solder d PC board r during handling after the c this problem, arrange the pa inimized.	l amount ↓←solder apacitor is welded to it, th art so that stress caused b
(a) 1. 1. 2. 3 Arran If a ci capac the de (1) Th warpa	Recommended and Too large amount of solder solder PC board gement of part rcuit board is bent in the process or itor may cause a crack. To prevent effection of the circuit board can be m e recommended example of arrangement ge or deflection of a circuit board can	amount (c) Too smal of solder solder d PC board r during handling after the c this problem, arrange the pa inimized.	I amount solder apacitor is welded to it, th art so that stress caused b mechanical stress caused b
(a) 1. 1. 2. 3 Arran If a ci capac the de (1) Th warpa	Recommended and Too large amount of (b) Proper of solder of solder PC board gement of part rcuit board is bent in the process or itor may cause a crack. To prevent flection of the circuit board can be m e recommended example of arrangement ge or deflection of a circuit board can Cases that should be avoided	amount (c) Too smal of solder solder d PC board r during handling after the c this problem, arrange the pa inimized. ent of the capacitor in which be minimized. Recomme	I amount



CLASSIFICAT	TION	SPECIFICATIONS		No. 151S-ECJ-SS001E
SUBJECT	Multi	layer Ceramic Chip Capac	itor	PAGE 6 of 12
	Common S	pecifications (Precautions	s for Use)	DATE 1st. Apr. 2002
1. 2. 2	Amount and curing of (1) To determine the a so that the adhes (2) If the amount is to (3) If the viscosity is to (4) Heat hardening is from being oxidize (5) If the hardening is resistance betwee To prevent these	adhesive agent amount of application of adhesive ive agent does not expand to the bo small, the capacitor may fall d coo low, the installation position of made by ultraviolet and far infrar d, perform the heat hardening at not sufficient, the capacitor may en the terminal electrodes may d problems, sufficiently examine th	e agent, carefully examine e land due to a flow at the luring flow-soldering. of the capacitor may be d red radiation. To prevent a temperature of 160°C y fall during flow soldering eteriorate due to moisture ne hardening conditions.	the amount and viscosity time of heating isplaced. the terminal electrode for within two minutes Also, insulation e absorption.
1. 2. 3	 Installation on circuit (1) When installing a cabsorbing nozzles impact load such capacitor body. (2) The maintenance (3) If the bottom dead capacitor at the table of the second after correct of the nozzle 3) For double surf on the rear surf example is show 4) Adjust the added lowered excess (4) If the positioning capacitor will be added to the second to th	board capacitor on a circuit board, take at the time of installation do not as a mechanical impact and stre and inspections of the mounting d center of the adsorbing nozzles ime of installation causing cracki the bottom dead center of the a recting the warpage of the circui pressure at the time of installati ace installation, to minimize the if face of the circuit board to supp wn in the following. orbing nozzles so that their botto ively. claw becomes worn, at the time of applied locally, which may cause	e care so that the pressur occur on the capacitor bo ss, at the time of position machine must be perform is too low, an excessive f ng. Use the following ca dsorbing nozzles to the up t board. on to 1 to 3 N or below in impact of the adsorbing no ress the deflection of the om dead center at the tim of positioning, the mechan chipping or cracking on th	e and displacement of ody and that an excessive ing, is not applied to the ed regularly. force will be applied to the utions for your reference. oper surface of the circuit static load. ozzles, apply a support pin circuit board. A typical e of installation is not ical impact applied to the e capacitor. To prevent
	these problems, o inspections, and t	control the closed dimension of t he replacement of the positionin	he positioning claw, and p g claw at regular intervals	erform the maintenance,
		Cases that should be avoided	recommende	d cases
	One surface installation	Crack		

necessarily positioned just beneath the capacitor.

b

Support pin

Support pin

Double surface installation Separation of solder Crack

CLASSIFICATION	SPECIFICATIONS	No. 151S-ECJ-SS001E				
SUBJECT	Multilayer Ceramic Chip Capacitor	PAGE 7 of 12				
	Common Specifications (Precautions for Use)	DATE 1st. Apr. 2002				
1. 2. 4 Sele	ection of Flux					
Flux may seriously affect the performance of the capacitor. Therefore, check the following before use.						
(1) U	(1) Use flux having a halogen based content of 0.1 wt. % (converted to chlorine) or below.					
D	o not use flux with strong acid.					
(2) T	he coated amount of flux when the capacitor is soldered to the circuit board	l must be confirmed.				
(3) W	hen using soluble flux, wash clean the capacitor sufficiently.					
1. 2. 5 Solo						
1. 2. 5. 1	Flow Soldering					
	By flow-soldering, stress due to an abrupt temperature change is applied d	lirectly to the part body.				
	Therefore, take sufficient care to control the solder temperature.					
	Capacitors particularly dislike abrupt heating and cooling. If the capacitor	is abruptly heated or				
	may cause thermal cracking. To prevent this problem, take sufficient care	e of the temperature				
	difference.	•				
	(1) Coating of flux: Apply a thin coat of flux uniformly. For flow-soldering,	, the coating of flux using				
	the foaming method is generally used.					
	(2) Preheating: Sufficiently preheat the capacitor so that a difference betw	ween the solder				
	temperature and the surface temperature of the capacitor is $150^\circ\!C$ or	r below (100 to 130°C).				
	(3) Immersion into solder: Immerse the capacitor in a molten solder bath o	f 240 to 260°C for 3 to 5				
	seconds.					
	(4) After soldering, gradually cool the capacitor. Avoid cooling it abruptly	(forcibly). Failure to do				
	so may cause thermal cracking.					
	(5) Cleaning: If the capacitor is immersed into the cleaning solvent immedi	ately after soldering,				
	confirm that the surface temperature of the capacitor is $100^\circ\!C$ or belo	ow beforehand.				
	(6) The one time of flow-soldering in the conditions shown in the figure be	elow [recommended				
	profile of flow-soldering (example)] do not cause any problems.					
	However, take sufficient care with regards to warpage and possible de	flection of the circuit				
	board.					
	Pasammanded profile of Flow Soldering [Fy]					
	Recommended prome of Flow Soldering [Ex.]					
	240 Soldering					
	~260°C Gradual cooling					
	Temp.					
	k → k →					
	60~120s 3~5s					
	0603 to 1206					
	ΔT≦150°C					
	· · · ·					

CLASSIFICATION	SPECIFICAT	TONS	No. 151S-ECJ-SS001E
SUBJECT	Multilayer Ceramic	Chip Capacitor	PAGE 8 of 12
	Common Specifications (I	Precautions for Use)	DATE 1st. Apr. 2002
1, 2, 5, 2 F	Reflow Soldering		
	The temperature conditions for refl	ow soldering are formed of the tem	perature curves of the preheat
	section temperature rise section h	peating section and gradual cooling	section
	If heat is abruntly applied to a capa	poitor a strain will be produced insid	de a canacitor due to the large
	temperature difference, which may	cause thermal cracking To preve	nt this problem take sufficient
	care with the temperature difference		
	The preheat section is a critical are	ea for prevention of tombstone (ch	ip standing) and, therefore.
	control the temperature with suffic	ient care.	······································
	(1) Preheat: Increase the surface	temperature of the circuit board to	o 140 to 160°C.
	(2) Temperature increasing stage	: 150 to 220°C at a rate of 2 to 5°C	C/sec.
	(3) Heating section: 220°C or abo	ve within 20 sec.	
	(4) Gradual cooling section: Leave	undisturbed at room temperature	
	Avoid cooling the gradual cool	ing section abruptly (forcibly). Fai	ilure to do so may cause
	thermal cracking.		
	230 to 100°C at a rate of 1 to	4°C/sec.	
	(5) Cleaning: If the capacitor is im	mersed into cleaning solvent imme	diately after soldering, confirm
	that the surface temperature	of the capacitor is 100° C or below	beforehand.
	(6) The two times of flow-solderin	ng in the conditions shown in the fig	gure below [Recommended
	profile of reflow-soldering (exa	ample)] do not cause any problem.	
	However, take sufficient care	with regards to warpage and the po	ossible deflection of the circuit
	board.		
	240		
	~260°C	(3)Soldering	
	220°C		
	ΔΤ		
	Temp.	(4)Cool	ling
		reheating1	
		stage	
		> <	Time
	60s min		
	K 10		
	120	US 1118X.	
	(Allamakis to	moratura difforence AT	
	0201 to 1206		
	0508 0612	ΔT≦150℃	

1. 2. 5. 3 Soldering with soldering iron

1210 to 2220

In soldering with a soldering iron, stress due to an abrupt temperature change is applied directly to the capacitor body. Accordingly, carefully control the temperature of the soldering iron tip. Take care that the soldering iron tip does not come directly into contact with the capacitor body and the terminal electrode.

∆T≦130°C

CLASSIFICATION	SPECIFICATIONS		No. 151S-ECJ-SS001E	
SUBJECT	Multilayer Ceramic Chip Capacitor	PAGE	9 of 12	
Common Specifications (Precautions for Use)		DATE	1st. Apr. 2002	

Capacitors particularly dislike abrupt heating and cooling. If the capacitor is abruptly heated or cooled, a strain will be produced inside the capacitor due to the large temperature difference, which may cause thermal cracking. To prevent this problem, take sufficient care of the temperature difference. Solder with the soldering iron taking care so as not to heat or cool abruptly before and after the soldering. The product once removed with the soldering iron cannot be re-used.

- (1) Condition 1 (with preheating)
 - 1) Solder: Use a wire solder requiring a smaller amount of flux chlorine for precision electronic equipment (wire diameter: 1.0 mm dia. or less).
 - 2) Preheating: Preheat sufficiently so that the difference between the solder temperature and the surface temperature of the capacitor is 150°C or below.
 - 3) Iron tip temperature: $300^{\circ}C$ or below
 - (Fuse the required amount of solder at the tip of the soldering iron beforehand.)
 - 4) Gradual cooling: After soldering, leave the capacitor undisturbed at room temperature to allow it to cool gradually.

Recommended profile for soldering with a soldering iron[Ex.]



〈Allowable	temperature	difference	$\Delta T \rangle$	
------------	-------------	------------	--------------------	--

Size	Temp. Tol.	
0201 to 1206	AT<150℃	
0508,0612		
1210 to 2220	∆T≦130°C	

(2) Condition 2 (without preheating)

Without preheating, the soldering iron can be corrected within the range specified below.

- 1) The soldering iron tip must not directly touch the ceramic dielectric of the capacitor.
- 2) After preheating the land section sufficiently with the soldering iron tip, slide the soldering iron tip to the terminal electrode of the capacitor for soldering.

Conditions of Soldering if on the without preheating			
	Condition		
Chip size	0201 to 0805 , 0508	1206 to 2220 , 0612	
Temperature of soldering iron	270°C Max.	250°C Max.	
Wattage	20W Max.		
Shape of soldering iron tip	φ3mm Max.		
Soldering time with soldering iron	3s Max.		

Conditions of soldering iron tip without preheating

1. 2. 6 Cleaning

- (1) If the cleaning solvent is not appropriate, residue and other foreign matter of the flux may adhere to the surface of the capacitor and deteriorate the performance (particularly, insulation resistance) of the capacitor.
- (2) If the cleaning conditions are not appropriate (insufficient cleaning, excessive cleaning), the performance of the capacitor may be impaired.
 - 1) If cleaning is insufficient:
 - ① The metal of the terminal electrode may be corroded by the halogen substance contained in the residue of the flux.
 - (2) The halogen substance contained in the residue of the flux may adhere to the surface of the capacitor and lower the insulation resistance.
 - (3) The tendencies of items 1) and 2) above may be remarkable for soluble flux more than those for rosin flux.
 - 2) If cleaning is excessive:
 - (1) For ultrasonic cleaning, if output is too large, the circuit board may cause resonance to develop cracking in the body of the capacitor or solder, which will lower the strength of the terminal electrode.
 - To prevent these problems, perform cleaning as follows.
 - Ultrasonic wave output: 20 W/L or below
 - Ultrasonic wave frequency: 40 kHz or below
 - Ultrasonic wave cleaning time: 5 min. or shorter
 - 3) If the cleaning solvent is contaminated, the density of liberated halogen may be increased to induce the same results as those obtained when the cleaning is insufficient.

1. 2. 7 Inspections

When inspecting a capacitor on the circuit board after installation, check whether the circuit board is fixed by a support pin or a dedicated jig.

- (1) Take care so that the circuit board is not deflected by the pressure of the check pin.
- (2) Take care so that the circuit board is not vibrated by the impact at the time of contact.

When the operational check of the circuit board is performed, the pressing force of the check pin may be increased to prevent poor contact of the check pin of the board checker.

By the force, the circuit board may be deflected, and the capacitor may be broken or the solder at the terminal electrode may be separated by the stress due to the deflection. Accordingly, referring to the following figure, take an appropriate measure against possible deflection of the circuit board.



1. 2. 8 Protective Coat

(1) When resin is coated on the installation surface for moistureproofing and dustproofing after the capacitor is installed on the circuit board, check the actual equipment that the quality of the capacitor is not affected by the protective coat.

CLASSIFICATION	SPECIFICATIONS		No. 151S-ECJ-SS001E	
SUBJECT	UBJECT Multilayer Ceramic Chip Capacitor		11 of 12	
Common Specifications (Precautions for Use)		DATE	1st. Apr. 2002	

- (2) Select those materials which do not generate cracked gas nor reaction gas that may affect the members forming the capacitor.
- (3) If large stress is applied to the capacitor due to thermal expansion or thermal contraction at the time of curing the resin, cracking may occur in the capacitor.
- 1. 2. 9 Division of multiple printed circuit board
 - (1) During the circuit board dividing operation after the installation of the parts including the capacitor, take care not to provide deflective or torsional stress to the circuit board.
 - If stress such as deflection or torsion, shown in the following figure, is applied to the circuit board when the circuit board is divided, cracking may occur in the capacitor. To prevent this problem, take care not to apply any stress to it.



- (2) When dividing a circuit board, avoid dividing manually, but use a dedicated jig to prevent mechanical stress from being applied to the circuit board.
- (3) Example of circuit board dividing jig

The outline of the circuit board dividing jig is shown below. It is recommended that you hold the circuit board at the portion near the jig so that the board is not deflected and divide the stress caused so that only compressive stress is applied to the part such as the capacitor.

Avoid holding the circuit board at any position apart from the jig, as the board will be easily deflected, and divide it so that tensile stress is not applied to the capacitor, which may cause cracking in the capacitor



1. 2. 10 Mechanical Impact

(1) Take care not to apply any excessive mechanical impact to the capacitor.

Since the capacitor body is made of ceramics, it may become damaged or cracked by a drop impact. The quality of the dropped capacitor may already be lost, and its failure level of significance may be increased. Never use it.

Particularly, capacitors of a large size tend to be damaged or cracked more easily.



CLASSIFICATION	SPECIFICATIONS	No. 151S-ECJ-SS001E
SUBJECT	Multilayer Ceramic Chip Capacitor	PAGE 12 of 12
	Common Specifications (Precautions for Use)	DATE 1st. Apr. 2002
(2)) When handling a circuit board with a capacitor, take care that another	circuit board does not
	collide with the capacitor.	
	When circuit boards after installation are stored in a stacked state o	r handled, the corners of
	them may collide with a capacitor causing damage or cracking in the	capacitor by the impact,
	which may lead to a deterioration of the withstand voltage and a red	uction in insulation
	Circuit boards	
	Crack after installation	
1. 3 Remarks		
The above o	cautions are typical ones.	
For special i	installation conditions, contact us.	
Cautions of	Operations above are from	
The Tech	nical Report FIA RCR-2333 Caution Guide Line	
for Operat	tion of Fixed Multilaver Ceramic Canacitors for	
Electronic	Equipment by Electronic Industries Association	
of Japan		
The Tech	nical Report EIAJ RCR-2335 Caution Guide	
Line for O	Operation of Fixed Multilaver Ceramic Capaci-	
tors for E	lectronic Equipment by Japan Electronics &	
Informatio	on Technology Industries Association	
(New enac	ctment in 2002)	
Please refer	to above technical report for details.	

CLASSIFICATION	SPECIFICATIONS	No. 151S-ECJ-SV020E
SUBJECT	Multilayer Ceramic Chip Capacitor	PAGE 1 of 6
	Taped and Reeled Packaging Specifications	

1. Scope

This specification applies to taped and reeled packing for MATSUSHITA's multilayer ceramic chip capacitors.

2. Applicable Standards

EIAJ (Electric Industries Association of Japan) Standard EIAJ RC-1009B JIS (Japanese Industrial Standard) Standard JIS C 0806

3. Packing Specification

3. 1 Structure and Dimensions

Paper taping packaging is carried out according the following diagram

(1) Carrier tape : Shown in Fig. 5.

(2) Reel : Shown in Fig. 6.

(3) Packaging : We shall pack suitably in order prevent damage during transportation or storage.

3. 2 Packing Quantity

		Carrier	-Tape	Qu	antity (pcs.⁄ree	I)
Thickness of				φ180m	m Reel	φ 330m	m Reel
	Capacitor(mm)	Material	Taping Pitch	Packaging Code	Quantity	Packaging Code	Quantity
"06"(0201)	0.30 ± 0.03	Paper Taping	2mm	E	15000		
"10"(0402)	0.50 ± 0.05	Paper Taping	2mm	Е	10000	W	50000
"11"(0603)	0.8 ± 0.1	Paper Taping	4mm	V	4000	Z	10000
	0.6 ± 0.1	Paper Taping	4mm	V	5000	Z	20000
"12"(0805)	0.85 ± 0.10	Paper Taping	4mm	V	4000	Z	10000
	$\begin{array}{rrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrr$	Embossed Tap.	4mm	F	3000		
	0.6 ± 0.1	Paper Taping	4mm	V	5000	Z	20000
	0.85 ± 0.10	Paper Taping	4mm	V	4000	Z	10000
"13"(1206)	1.15 ± 0.10	Embossed Tap.	4mm	F	3000		
	1.15 ± 0.10	Embossed Tap.	4mm	Y	2000		
	1.6 ± 0.2	Embossed Tap.	4mm	Y	2000		
"23"(1210)	2.0 ± 0.2	Embossed Tap.	4mm	Y	2000		
	2.5 ± 0.3	Embossed Tap.	4mm	Y	1000		
"34"(1812)	2.5 ± 0.3	Embossed Tap.	8mm	Y	500		
	3.2 ± 0.3	Embossed Tap.	8mm	Y	500		

Х	Explanation	of Part Numbers	(Example)
	ECJ	1	V

Packaging Code

1C

в

K

104

Note :

Ceramic Business Unit LCR Device Company	APPROVAL	CHECK	DESIGN
Matsushita Electronic Components Co.,Ltd.			
Kadoma, Osaka, Japan	H.Itow	A.Omi	T.Shinriki







CLASSIFICATION

SUBJECT

Ν	SPECIFICATIONS	No. 151	S-ECJ-SV020E
	Multilayer Ceramic Chip Capacitor	PAGE	5 of 6
	Taped and Reeled Packaging Specifications	DATE	1st. Apr. 2002

(c) "12" and "13" and "23" type : 4mm chip taping pitch for Embossed taping.



Code	Dimension		
W	8.0 ±	0.2	
F	3.50 ±	0.05	
Е	1.75 ±	0.10	
P_1	4.0 ±	0.1	
P ₂	2.00 ±	0.05	
Po	4.0 ±	0.1	
Do	φ1.5		
	+0.1/	′ − 0	
D_1	ϕ 1.1 ± 0.1		
t ₁	0.6 max.		
	"12""13"	2.5	
	type	max.	
τ ₂	"23"type	3.5	
	Lo type	max.	

Unit : mm

Type Code	"12" (0805)	"13" (1206)	"23" (1210)
А	1.55 ± 0.20	1.95 ± 0.20	2.9 ± 0.2
В	2.35 ± 0.20	3.6 ± 0.2	3.6 ± 0.2

(d) "34" type : 8mm chip taping pitch for Embossed taping.



Code	Dimension	
W	12.0 ± 0.3	
F	5.50 ± 0.05	
Е	1.75 ± 0.10	
P ₁	8.0 ± 0.1	
P ₂	2.00 ± 0.05	
Po	4.0 ± 0.1	
Do	φ1.5	
	+0.1/-0	
t ₁	0.6 max.	
t ₂	4.0max.	

Unit : mm

Note :

