To: Digi-Key	Issue No. :	ECJ05120905
	Date of Issue :	December 09.2005
	Classification :	■ New □ Changed □

PRODUCT SPECIFICATION FOR APPROVAL

Product Description	:	Multilayer Ceramic Chip Capacitors
Product Part Number	:	ECJ1VBFJ475K (0603/X5R/6.3V/4.7uF)

Customers Part Number	:	
Country of Origin	:	Japan
Applications	:	

XIf you approve this specification, please fill in and sign the below and return 1copy to us.

Approval No	:		
Approval Date	:		
Excecuted by	:		
	-	(signature)	
Title	:		
Dept.	:		

	Prepared by	: Engineering Sectio	n
Capacitor Business Unit	Phone :	+81-123-22-8758	(Direct)
Panasonic Electronic Devices Co.,Ltd.	Fax :	+81-123-22-1261	(Direct)
25.Kohata-nishinakaUji City , Kyoto, Japan	Contact Person Title	: T. Shi : Engine	ml
Phone : +81-774-31-5818(Representative)		(4)	In I
Fax : +81-774-33-4251	Authorized by Title :	: Marager of Engine	rering
If there is a question, please ask the engineering s	section about it di	rectly Panas	sonic

CLASSIFICAT	ON SPECIFICATIONS	No. 151S-ECJ-KCM79E
SUBJECT	Multilayer Ceramic Chip Capacitors 11type (EIA 0603)	PAGE 1 of 1
High	Capacitance (P/N : ECJ1VBFJ475K) Individual Specification	DATE Dec 9, 2005

1. Scope

This specification applies to High Capacitance Multilayer Ceramic Chip Capacitor 11 type (EIA 0603), Temp. Char:X5R, Rated voltage DC6.3V, Nominal Capacitance 4.7μ F.

2. Style and Dimensions




Table 1		
Symbol	Dimensions(mm)	
L	1.60 +/- 0.15	
W	0.80 +/- 0.15	
Т	0.80 +/- 0.15	
L1,L2	0.3 +/- 0.2	

3. Operating Temperature Range


Table 2		
	Temperature Characteristics	Operating Temp. Range.
Class2	X5R	-55 to +85 °C

4. Individual Specification

Table	3

Part Number	Rated Voltage	Temp. Char.	Nominal Capacitance	Cap. Tolerance
ECJ1VBFJ475K	DC 6.3V	X5R	4.7 μF	+/-10 %

5. Explanation of Part Numbers



6. Temperature Characteristics

Table 4

Temp. Char.	Capacitance Change rate from Temperature		Measurement	Reference
Code	Temp. Char. Without voltage application		Temperature Range	Temperature
В	X5R	+/-15 %	-55 to +85 °C	+25 °C

7. Soldering method

Flow soldering shall not be applied.

Noto	٠
NOLE	,

	APPROVAL	CHECK	DESIGN
Panasonic Electronic Devices Co., Ltd.	Y.Sakaguchi	S. Endoh	T.Shinriki

	SPECIFICATIONS	No. 151S-ECJ-KGM79E
SUBJECT Multilaye	er Ceramic Chip Capacitors11type (EIA 0603)	PAGE 1 of 7
•	nce (P/N : ECJ1VBFJ475K) Common Specificati	
 parts and material (2) PBB and PBDE (3) All the materials lation of Manufa (4) This product corous Substances (5) This product is explanated by the second secon	regulations eting substances listed in the Montreal Protocol are not used als used in this product. are intentionally excluded from materials used in this produ used in this product are registered materials under the Law cture and Handling of Chemical Substances. nplies with the RoHS, DIRECTIVE 2002/95/EC on the Rest in electrical and electronic equipment. exported with export procedures under export related laws a foreign Trade Law.	ct. Concerning Examination and Regu- riction of the use of certain Hazard-
information & comn safety because the separate specification	tions esigned and manufactured for general-purpose electronic en nunication equipment. When the following applications, whi trouble or malfunction of this product may threaten the liv ons suitable for the application should be exchanged. craft equipment, Warning / Antitheft equipment, Medical equ , Ship and Vessel), Highly public information processing	ch are required higher reliability and res and/or properties, are examined, uipment, Transport equipment (Motor

(3) Matsushita Electronic Devices (M) Sdn. Bhd.(MEDEM)

2. Scope

- 2- 1. This specification applies to High Capacitance Multilayer Ceramic Chip Capacitor 11type (P/N : ECJ1VBFJ475K). If there is a difference between this common specification and any individual specifications, priority shall be given to the individual specifications.
- 2-2. This product shall be used for general-purpose electronic equipment such as audiovisual, household, office, information & communication equipment.

Unreasonable applications may accelerate performance deterioration or short/open circuits as failure modes affecting the life end.

Adequate safety shall be ensured especially for product design required a high level of safety with the following considerations.

- 1)Previously examine how a single trouble in this product affects the end product.
- 2)Design a protection circuit as Failsafe-design to avoid unsafe system resulting from a single trouble with this product.

Whenever a doubt about safety arises from this product, immediately inform us for technical consultation without fail, please.

- 2- 3. This specification is a part of contract documents pertaining to the trade made by and between your company and Matsushita Electric Industrial Co., Ltd.
- 3. Part Number Code

	0000					
ECJ	1	V	В	FJ	475	K
(1)	(2)	(3)	(4)	(5)	(6)	(7)

3-1.Common Code (1)

ECJ : Multilayer Ceramic Chip Capacitors

3- 2.Size (2), Packaging Styles (3), Temperature Characteristic (4), Rated Voltage (5), Capacitance Tolerance (7) : Shown in Individual Specification.

Note ;

Panasonic Electronic Devices Co. 1td	APPROVAL	CHECK	DESIGN
	Y.Sakaguchi	S.Endoh	T.Shinriki

CLASSIFICAT	ION	SPECIFICA	TIONS				No. 151S-ECJ-KGM79		
SUBJECT	ECT Multilayer Ceramic Chip Capacitors11type (EIA 0603)				PAGE 2 of 7				
High	High Capacitance (P/N : ECJ1VBFJ475K) Common Specification				DATE Dec 9, 2005				
3- 3.Nominal Capacitance (6)									
		tance value is expressed i	in pico fa	rads(pF) and is	Symbol	(Ex.)	Nominal Cap.		
identifie	d by a three-	digit number ; the first two	o digit		105		100000pF(1µF)		
represe zero to f		figures and the last digit	specifies	the number of	106	6	1000000pF(10µF)		
2010101	UIUW.				226	6	22000000pF(22μF)		
4. Operating T Shown in In	emperature dividual Spe								
5- 1.Pretreatr	nance of the nent	capacitor and its test cond surements, the following p		-		necessa	ary.		
	acitors shall	be kept in a temperature urs, before initial measure		0/-10°C for 1 ho	ur and th	en shal	be stored in a room tem		
D.C. vol			specified	test condition and	d then sha	all be sto	ored in a room temperature		
humidity of	45 to 75%.				-		5 to 35°C and at a relative and a relative humidity c		
7. Structure The structur	re shall be in	a monolithic form as show	wn in Fig.	. 1.					
			Fig. 1	Table 1		1			
					No.		Name		
	\square				1	Dielect			
					3		electrode ate electrode		
					4		ediate electrode		
(- f (<i>"</i> /				5		al electrode		
	J/ T) -(5)					
			_						
-									
Note ;									
NOLE,									

CLASSIFICATION

SPECIFICATIONS

No. 151S-ECJ-KGM79E PAGE 3 of 7

SUBJECT Multilayer Ceramic Chip Capacitors11type (EIA 0603) High Capacitance (P/N : ECJ1VBFJ475K) Common Specification

DATE Dec 9, 2005

			Table 2	
No	Contents	s	Performance	Test Method
1	Appearance		There shall be no defects which affec the life and use.	With a magnifying glass (3 times).
2	Dimensions		Shown in Individual Specification.	With slide calipers and a micrometer.
3	Dielectric Wit ing voltage	hstand-	There shall be no dielectric breakdowr or damage.	Test voltage : 250% of rated voltage Apply a DC voltage of the above value for 1 to seconds. Charge/discharge current shall be within 50m/
4	Insulation Resistance(I.R)	100/C M Ω min. (C : Nominal Cap. in μ F)	Measuring voltage : Rated voltage Measuring voltage time : 60+/-5s Charge/discharge current shall be within 50m/
5	Capacitance		Shall be within the specified tolerance	Measuring Measuring
6	Dissipation Factor (tan δ)	ctor	0.15 max.	MeasuringMeasuringFrequencyVoltage1kHz+/-10%1.0+/-0.2Vrms
				For the class2 Capacitors, perform the he treatment in par. 5-1-1. Our Measurement instrument is shown in the Table 3.
7	Temperature Coefficient	Without Voltage Appli- cation	Temp. Char. X5R: Within +/- 15%	Measure the capacitance at each stage to changing the temperature in the order of step to 4 shown in the table below. Calculate the rate of change regarding the capacitance stage 3 as the reference. (Unit : °C
				Temp. Stage
				Char. 1 2 3 4 5
				X5R 25+/-2 -55+/-3 25+/-2 85+/-2 25+/-
				Measuring Measuring Frequency Voltage
				1kHz+/-10% 0.50+/-0.05Vrms
8	Adhesion	L	The terminal electrode shall be free from peeling or signs of peeling.	Solder the specimen to the testing jig shown the figure., and apply a 5N force in the arro direction for 10 seconds.
				Sample
				Material : Alumina board (95% min.) or glass epoxy board. Thickness : 1.0mm min.
			(continue)	
lote				

CLASSIFICATION

SPECIFICATIONS

No. 151S-ECJ-KGM79E PAGE

4 of 7

SUBJECT Multilayer Ceramic Chip Capacitors11type (EIA 0603)

High Capacitance (P/N : ECJ1VBFJ475K) Common Specification

					, ,				
	Table 2								
No	Conte	Contents Performance			Test Method				
9	Bending Strength	Appear- ance	mechar	shall be no cracks and other nical damage.	After soldering capacitor on the substrate 1mm of bending shall be applied for 5 seconds. Bending speed : 1mm/s				
10	Vibrotion	Capaci- tance	Temp. Char. X5R	Change from the value before test. Within +/- 12.5%	(shown in Fig. 3) 20 R 3 4 0 45 ± 2 45 ± 2 45 ± 2 Unit:mm				
10	Vibration Proof	Appear- ance Capaci- tance tan δ	mechar Shall be	shall be no cracks and other nical damage. e within the specified tolerance. eet the specified initial value.	Solder the specimen to the testing jig shown in Fig. 2. Apply a variable vibration of 1.5mm total amplitude in the 10 to 55 to10Hz vibration frequency range swept in 1 min. in 3 mutually perpendicular directions for 2 hours each, a total of 6 hours.				
	Destates								
11	Resistance to Solder Heat	Appear- ance		hall be no cracks and other nical damage.	Solder both method Preconditioning : Heat Temperature (See 5.1.1)/Class2				
		Capaci- tance	Temp. Char. X5R	Change from the value before test. Within +/- 7.5%	Solder temperature : 270+/-5°C Dipping period : 3+/-0.5s Preheat condition :				
		tan δ	Shall m	eet the specified initial value.	Order Temp.(°C) Period(s)				
		I.R.	Shall m	eet the specified initial value.	1 80 to 100 120 to 180 2 150 to 200 120 to 180				
		With-	With- standThere shall be no dielectric breakdown or damage.			Use solder H63A(JIS-Z-3282).For the flux, use rosin (JIS-K-5902) ethanol solution of a concentration of about 25% by weight. Use tweezers for the holder to dip the specimen. Recovery : 48+/-4 hours			
12	12 Solderability		Iderability More than 95% of the soldered area of both terminal electrodes shall be covered with fresh solder.		Solder temperature : 230+/-5°C Dipping period : 4+/-1s Dip the specimen in solder so that both terminal electrodes are completely submerged. Use solder H63A(JIS-Z-3282). For the flux use rosin (JIS-K-5902) of ethanol solution of a concentration of about 25% by weight. Use tweezers for the holder to dip the specimen.				
L			1	(continue)	<u> </u>				

Note;

CLASSIFICATION

SUBJECT

SPECIFICATIONS

No. 151S-	-EC	J-KG	M79E
PAGE	5	of	7

Multilayer Ceramic Chip Capacitors11type (EIA 0603) High Capacitance (P/N : ECJ1VBFJ475K) Common Specification

				Table 2				
No	Contents		Contents Performance		Test Method			
13	Temperature cycleAppear- anceThere shall be no cracks a mechanical damage.			shall be no cracks and other nical damage.	Solder the specimen to the testing jig sho in Fig. 2. Condition the specimen to each			
		Capaci- tance	Temp. Char. X5R	Change from the value before test. Within +/- 7.5%	temperature from step 1 to 4 in this orde the period shown in the table below. Reg ing this conditioning as one cycle, perfor 5 cycles continuously.			
		tan δ		eet the specified initial value.	-	Temperature	Period	
		I.R.		eet the specified initial value.	Step	(°C)	(min.)	
		With- stand	There s or dama	shall be no dielectric breakdown age.	1	Minimum operation temperature +/- 3	30+/-3	
		voltage			2	Room temperature	3 max.	
					3	Maximum operation temperature +/-5	30+/-3	
					4	Room temperature	3 max.	
					For the class2 capacitors, perform the here treatment in par. 5-1-1. Before the measurement after test, the specimen shall be left to stand at room temperature for the following period : 48+/-4 h			
14	Moisture Resistance	Appear- ance	There shall be no cracks and other mechanical damage.		For the class2 capacitors, perform the heat treatment in par. 5-1-1. Solder the specimen to the testing jig showr			
		Capaci- tance	Temp. Char.	Change from the value before test.	in Fig. 2. Test temperature : 40+/-2°C Relative humidity : 90 to 95% Test period : 500+24/0 h Before the measurement after test, the spe- cimen shall be left to stand at room tempera- ture for the following period : 48+/-4 h			
			X5R	Within +/- 20%				
		tan δ	0.25 ma	ax.				
		I.R.	10/C M (C : No	Ω min. minal Cap. in μF)				
15	Moisture Resistant	Appear- ance		shall be no cracks and other nical damage.	treatme	class2 capacitors, perform nt in par. 5-1-2.		
	Loading	Capaci- tance	Temp. Char.	Change from the value before test.	Solder the specimen to the testing jig shown in Fig. 2. Test temperature : 40+/-2°C			
		tan δ	X5R 0.25 ma	Within +/- 20%	Relat	ive humidity : 90 to 95%	_	
					Applied voltage : Rated voltage			
		I.R.	5/C ΜΩ (C : No	2 min. minal Cap. in μF)	 (DC Voltage) Charge/discharge current : within 50mA. Test period : 500+24/0 h 			
					cimen s	the measurement after te hall be left to stand at roo the following period :		

Note;


CLASSIFICATION				SPECIFICATIONS			No. 151S-ECJ-KGM79E	
SUBJECT Multilayer Cer			layer Cer	amic C	hip Capacitors11type (EIA	0603) PAGE 6 of		
High Capacitance (P/N : ECJ1VBFJ475K) Common Specification							DATE Dec 9, 2005	
				•	Table 2			
	No	Conter	nts		Performance	Test N	lethod	
	16	High Tem- perature Resistant	Appear- ance		hall be no cracks and other nical damage.	For the class2 capacito treatment in par. 5-1-2. Solder the specimen to		
		Loading	Capaci- tance	Temp. Char. X5R	Change from the value be- fore test. Within +/- 20%	in Fig. 2. Test temperature :		
		tan δ		0.25 ma	ах.	Max. Rated temp. +/-3°C Applied voltage : Rated voltage		
	I.R.		I.R. 10/C MΩ min. (C : Nominal Cap. in μF)			(DC Voltage) Charge/discharge current : within 50mA. Test period : 1000+48/0 h		
						Before the measureme cimen shall be left to st	· · · · ·	

When uncertainty occurs in the weather resistance characteristic tests (temperature cycle, moisture resistance, moisture resistant loading, high temperature resistant loading), the same tests shall be performed for the capacitor itself.


ture for the following period : 48+/-4 h

	Table 3
	Our Standard Measuring Instrument
Measuring Instrument	4284A Precision LCR Meter (Agilent Technologies)
Measuring Mode	Parallel Mode
Recommended Measuring Jig	16034e Test Fixture (Agilent Technologies)

For High Cap Type, signal voltage may be unable to be applied to depending on conditions of measuring instruments. We would appreciate it if you would confirm whether High Cap Type is under the measurable environment or not by checking that the fixed signal voltage is applied or not. (For example, ALC function is ON, HPA is expanded.)



CLASSI	IFICATION		No. 151S-ECJ-SS009E							
SUBJEC	ст	Multilayer Ceramic Chip Capacitor		PAGE	1 of 10					
		Common Specification (Precautions for Use)			Apr, 2005					
À	 Precautions for Use The Multilayer Ceramic Chip Capacitors (hereafter referred to as "Capacitors") may fail in a short circuit mode in an open-circuit mode when subjected to severe conditions of electrical, environmental and/or mechanical stress beyond the specified "Rating and specified "Conditions" in the Specifications, resulting in burn out, flaming or glowing in the worst case. The following "Operating Conditions and Circuit Design" and "Precautions for Assembly" shall be taken in your major consideration. If you have a question about the "Precautions for Use", please contact our engineering section or factory. 									
2- 1.Ci	 2. Operating Conditions and Circuit Design 2- 1.Circuit Design 2-1-1. Operating Temperature Range The specified "Operating Temperature Range" in the Specifications is absolute maximum and minimum temperature rating. So in any case, each of the Capacitors shall be operated within the specified "Operating Temperature Range". 									
2-1-2	The Capac If voltage r AC voltage In case of voltage or	Voltage application acitors shall not be operated exceeding the specified "Rated Volta ratings are exceeded, the Capacitors could result in failure or da jes to the Capacitors, the designed peak voltage shall be within the f AC of pulse voltage, the peak voltage shall be within the specif or fast rising pulse voltage is applied continuously even wit ng section before use. Such continuous application affects the life	amage. In case the specified "F fied "Rated Vol thin the "Rate	of application Rated Voltage tage". If hig d Voltage", d	e". h frequency					
2-1-3	The Capa the Speci	and Discharging Current acitors shall not be operated beyond the specified "Maximum Ch ifications. Applications to a low impedance circuit such as nded for safety.								
2-1-4	The "Oper which is ca and wave	ure Rise by Dielectric Loss of the Capacitors rating Temperature Range" mentioned above shall include a max aused by the Dielectric loss of the Capacitor and applied electric form etc.). It is recommended to measure and check "Surface at at room temperature (up to 25°C).	cal stresses (su	uch as voltage	e, frequency					
2-1-5	The Capac (1) Enviro (a) To (b) To (c) Un	n on Environmental Conditions acitors shall not be operated and / or stored under the following e commental conditions be exposed directly to water or salt water be dew formation nder conditions of corrosive gases such as hydrogen sulfide, sult r severe conditions of vibration or impact beyond the specified co	lfurous acid, ch	lorine and an						
2-1-6	 2-1-6. DC voltage characteristics The Capacitors (Class 2) employ dielectric ceramics with dielectric constant having voltage dependency, and if applied DC voltage is high, capacitance may broadly change. For the specified capacitance, the following should be confirmed. (1) If capacitance change by applied voltage is within the allowable range, or if its application allows unlimited capacitance change. (2) DC voltage characteristics demonstrate, even if applied voltage is under the rated voltage, capacitance change rate increases with higher voltage (Capacitance down). Accordingly, when the Capacitors are used for circuits with narrow capacitance allowable range such as time constant circuits, we recommend to apply lower voltage upon due consideration on capacitance aging in addition to the above.									
Note ;	,									
		Panasonic Electronic Devices Co., Ltd.	_	CHECK	DESIGN					
	•		Y.Sakaguchi	S.Endoh	T.Shinriki					




		PECIFICAT	IONS						ECJ-SS009E
SUBJECT	Multilave	r Ceramic C	hip Ca	pacito	r			PAGE	3 of 10
	Common Spec		•	•				DATE 1	Apr, 2005
(1) Re	of Land Pattern commended land dime excessive stress to the						der to pre	event crackin	g at the time
	ommended land dimens General Electronic Equi		apacitar	nce, Lov	v ProfileT	ype, 100V	•200V s	eries]	
Land	SMD	Туре	Corr	nonent	Dimensio	n			Unit in mm
		(EIA)	L	W	T	511	а	b	С
		06 (0201)	0.6	0.3	0.3		to 0.3	0.25 to 0.3	0.2 to 0.3
	╧╧╧┷╋	<u>10 (0402)</u> 11 (0603)	1.0 1.6	0.5 0.8	0.5		to 0.5 to 1.0	0.4 to 0.5 0.6 to 0.8	0.4 to 0.5 0.6 to 0.8
_ b.	a Solder	12 (0805)	2.0	1.25	0.6 to 1	.25 0.8	to 1.2	0.8 to 1.0	0.8 to 1.0
	resist	13 (1206)	3.2	1.6	0.6 to 1		to 2.2	1.0 to 1.2	1.0 to 1.3
		23 (1210) 34 (1812)	3.2 4.5	2.5 3.2	1.4 to 2 2.5 to 3		to 2.2 to 3.5	1.0 to 1.2 1.2 to 1.6	1.8 to 2.3 2.3 to 3.0
[Wide	e-width Type]								
Land	SMD								Unit in m
at.		Type (EIA)	Com	ponent W	Dimensio T	on	а	b	с
<u>a</u> v		21(0508)	1.25			5 0.5	to 0.7	0.5 to 0.6	1.4 to 1.9
<u> </u>		31(0612)	1.6	3.2	0.8	5 0.8	to 1.0	0.6 to 0.7	2.5 to 3.0
<	h								
[Array	/ Type]								
<u>4 Cap.</u>									Unit in mr
<u>4 Cap.</u>			Compo		nension	а	b	с	Unit in mn
<u>4 Cap.</u> 1 م		Type (EIA) 12	L	W	Т	a 0.55	b 0.5	c 0.2	
	Array C P/2 P 	(ÉÍA) 12 (0805)	Compo L 2.0		mension T 0.85	0.55 to 0.75	0.5 to 0.6	0.2 6 to 0.3	P 0.4 to 0.6
* *		(ÉÍA) 12 (0805) 13	L	W	Т	0.55 to 0.75 0.9	0.5 to 0.6 0.7	0.2 6 to 0.3 0.35	P 0.4 to 0.6 0.7
م م لا		(ÉÍA) 12 (0805)	L 2.0	W 1.25	T 0.85	0.55 to 0.75	0.5 to 0.6	0.2 6 to 0.3 0.35	P 0.4 to 0.6
م م لا	Array C P/2 P P/2 P C C C C C C C C C C C C C	(ÉÍA) 12 (0805) 13	L 2.0	W 1.25	T 0.85	0.55 to 0.75 0.9	0.5 to 0.6 0.7	0.2 6 to 0.3 0.35	P 0.4 to 0.6 0.7 to 0.9
o v Si	Array C P/2 P P/2 P C C C C C C C C C C C C C	(ÈÍA) 12 (0805) 13 (1206)	L 2.0 3.2	W 1.25 1.6 ompone	T 0.85 0.85	0.55 to 0.75 0.9	0.5 to 0.6 0.7	0.2 6 to 0.3 0.35	P 0.4 to 0.6 0.7 to 0.9 Unit in mm
o v Si	Array C P/2 P P/2 P C C C C C C C C C C C C C	(ÉÍA) 12 (0805) 13	L 2.0 3.2	W 1.25 1.6	T 0.85 0.85	0.55 to 0.75 0.9	0.5 to 0.6 0.7	0.2 6 to 0.3 0.35	P 0.4 to 0.6 0.7 to 0.9
⊆ ® 2-fold A	Array C P/2 P P/2 P C C C C C C C C C C C C C	(ĔĬA) 12 (0805) 13 (1206) Type (EIA)	L 2.0 3.2 C D L	W 1.25 1.6 ompone bimensic W	T 0.85 0.85	0.55 to 0.75 0.9 to 1.1 a	0.5 to 0.6 0.7 to 0.9 b 0.45	0.2 5 to 0.3 0.35 0 to 0.45 c 0.3	P 0.4 to 0.6 0.7 to 0.9 Unit in mm P 0.54
⊆ ™ SI <u>2-fold A</u>	Array C P/2 P P/2 P C C C C C C C C C C C C C	(ĚÍA) 12 (0805) 13 (1206) Type	L 2.0 3.2	W 1.25 1.6 ompone	T 0.85 0.85	0.55 to 0.75 0.9 to 1.1 a 0.3 to 0.4 0.3	0.5 to 0.6 0.7 to 0.9 b 0.45 to 0.5 0.4	0.2 to 0.3 0.35 to 0.45	P 0.4 to 0.6 0.7 to 0.9 Unit in mm P 0.54 to 0.74 0.71
si <u>2-fold A</u>	Array C P/2 P P/2 P C Land MD Land MD Land	(ĔĬĂ) 12 (0805) 13 (1206) Type (EIĂ) 11 (0504)	L 2.0 3.2 C D L 1.37	W 1.25 1.6 ompone pimensic W 1.0	T 0.85 0.85 ent on T 0.6 0.8	0.55 to 0.75 0.9 to 1.1 a 0.3 to 0.4 0.3 to 0.6	0.5 to 0.6 0.7 to 0.5 b 0.45 to 0.5 0.4 to 0.7	0.2 to 0.3 0.35 to 0.45	P 0.4 to 0.6 0.7 to 0.9 Unit in mm P 0.54 to 0.74 0.71 to 0.91
La The second se	Array C P/2 P C C C C C C C C C C C C C	(ÉÍA) 12 (0805) 13 (1206) Type (EIA) 11 (0504) e designed to b from that on th	L 2.0 3.2 C D L 1.37 e equal e left lai	W 1.25 1.6 ompone pimensic W 1.0 betwee nd, the o	T 0.85 0.85 ent D 0.6 0.8 en the rigit compone	0.55 to 0.75 0.9 to 1.1 a 0.3 to 0.4 0.3 to 0.6 nt and left nt may be	0.5 to 0.6 0.7 to 0.5 b 0.45 to 0.5 0.4 to 0.7 sides. If cracked	0.2 5 to 0.3 0.35 0.35 0 to 0.45 c 0.3 0.35 0 to 0.45 0 0.3 5 to 0.4 0.46 to 0.56 the amount lby stress to	P 0.4 to 0.6 0.7 to 0.9 Unit in mm P 0.54 to 0.74 0.71 to 0.91
La The second se	Array C P/2 P Array MD Land Land Land Array C C Land Land Array C Land C Land C Land C Land C Land C Land Land C Land C Land C Land	(ÉÍA) 12 (0805) 13 (1206) Type (EIA) 11 (0504) e designed to b from that on th side with a larg	L 2.0 3.2 C D L 1.37 e equal e left lan ler amou	W 1.25 1.6 ompone pimensic W 1.0 t.0	T 0.85 0.85 ent D 0.6 0.8 en the rigit compone	0.55 to 0.75 0.9 to 1.1 a 0.3 to 0.4 0.3 to 0.6 ht and left nt may be lifies later	0.5 to 0.6 0.7 to 0.5 b 0.45 to 0.5 0.4 to 0.7 sides. If cracked	0.2 5 to 0.3 0.35 0.35 0 to 0.45 c 0.3 0.35 0 to 0.45 0 0.3 5 to 0.4 0.46 to 0.56 the amount lby stress to	P 0.4 to 0.6 0.7 to 0.9 Unit in mm P 0.54 to 0.74 0.71 to 0.91
La The second se	Array C P/2 P Array C Array C C C C C C C C C C C C C	(ÈÍA) 12 (0805) 13 (1206) Type (EIA) 11 (0504) e designed to b from that on the side with a larg <u>Recomm</u>	L 2.0 3.2 C D L 1.37 e equal e left lan ler amou hended /	W 1.25 1.6 ompone bimensic W 1.0 1.0 betwee nd, the unt of sc Amount er amou	T 0.85 0.85 0.85 0.8 0.8 0.6 0.8 0.8 0.8 0.8	0.55 to 0.75 0.9 to 1.1 a 0.3 to 0.4 0.3 to 0.6 ht and left nt may be difies later c (c)Insuffie	0.5 to 0.6 0.7 to 0.9 b 0.45 to 0.5 0.4 to 0.7 sides. If cracked at the tir	0.2 5 to 0.3 0.35 0.35 0 to 0.45 c 0.3 0.35 0 to 0.45 0 0.3 5 to 0.4 0.46 to 0.56 the amount lby stress to	P 0.4 to 0.6 0.7 to 0.9 Unit in mm P 0.54 to 0.74 0.71 to 0.91
La The second se	Array C P/2 P Array C Array C C C C C C C C C C C C C	(ÈÍA) 12 (0805) 13 (1206) Type (EIA) 11 (0504) e designed to b from that on the side with a larg <u>Recomm</u>	L 2.0 3.2 C D L 1.37 e equal e left lan er amou hended <i>j</i>	W 1.25 1.6 ompone bimensic W 1.0 1.0 tetwee nd, the out of sc Amount er amou	T 0.85 0.85 0.85 0.8 0.8 0.6 0.8 0.8 0.8 0.8	0.55 to 0.75 0.9 to 1.1 a 0.3 to 0.4 0.3 to 0.6 ht and left nt may be lifies later	b 0.45 to 0.5 0.7 to 0.5 0.4 to 0.5 0.4 to 0.7 sides. If cracked at the tir	0.2 5 to 0.3 0.35 0.35 0 to 0.45 c 0.3 0.35 0 to 0.45 0 0.3 5 to 0.4 0.46 to 0.56 the amount lby stress to	P 0.4 to 0.6 0.7 to 0.9 Unit in mm P 0.54 to 0.74 0.71 to 0.91
م م ع <u>2-fold A</u> م ر ر ر (2) Th the	Array C P/2 P Array C Array C C C C C C C C C C C C C	(ÉÍA) 12 (0805) 13 (1206) Type (EIA) 11 (0504) e designed to b from that on the side with a larg <u>Recomment</u> mount (b)	L 2.0 3.2 C D L 1.37 e equal e left lan ler amou hended /	W 1.25 1.6 ompone bimensic W 1.0 1.0 tetwee nd, the out of sc Amount er amou	T 0.85 0.85 on T 0.6 0.8 0.8 en the rigit compone older solic of Solder unt	0.55 to 0.75 0.9 to 1.1 a 0.3 to 0.4 0.3 to 0.6 ht and left nt may be difies later c (c)Insuffie	b 0.45 to 0.5 0.7 to 0.5 0.4 to 0.5 0.4 to 0.7 sides. If cracked at the tir	0.2 to 0.3 0.35 0.35 to 0.45 c 0.3 to 0.45 0.3 to 0.45 0.3 to 0.45 0.46 to 0.56 the amount by stress to ne of cooling	0.4 to 0.6 0.7 to 0.9 Unit in mm P 0.54 to 0.74 0.71 to 0.91

CLASSIFICATION	SPECIFICATIONS	No. 151S-ECJ-SS009E
SUBJECT	Multilayer Ceramic Chip Capacitor	PAGE 4 of 10
	Common Specification (Precautions for Use)	DATE 1 Apr, 2005

2-2-3. Applications of Solder Resist


- Applications of Solder resist are effective to prevent solder bridges and to control amounts of solder on PC boards.
- (1) Solder resist shall be utilized to equalize the amounts of solder on both sides.
- (2) If the Capacitors are arranged in succession, solder resist shall be used to divide the pattern in the mixed mounting with a component with lead wires or in the arrangement near a chassis etc. See the table below.



2-2-4. Component Layout

The Capacitors / components shall be placed on the PC board so as to have both electrodes subjected to uniform stresses, or to position the component electrodes at right angles to the grid glove or bending line to avoid cracking in the Capacitors caused by the bending of the PC board after or during placing / mounting the Capacitors / components on the PC board.

(1) The recommended layout of the Capacitor to minimize mechanical stress caused by warp or bending of a PC board is as below.



CLASSIFICATION	SPECIFICATIONS	No. 151S-ECJ-SS009E
SUBJECT	Multilayer Ceramic Chip Capacitor	PAGE 5 of 10
	Common Specification (Precautions for Use)	DATE 1 Apr, 2005
should be	carefully determined.	

3. Precautions for Assembly

3-1.Storage

- (1) The Capacitors shall be stored under 5 40°C and 20 70%RH, not under severe conditions of high temperature and humidity.
- (2) If the storage place is humid, dusty, and contains corrosive gasses (hydrogen sulfide, sulfurous acid, hydrogen chloride and ammonia, etc.), the solderability of the terminal electrodes may deteriorate. Also, storage in a place subjected to heating or exposed to direct sunlight causes deformed tapes and reels of
- taped version and/or components sticking to tapes, which results in troubles at the time of mounting. (3) The storage period shall be within 6 months. Products stored for more than 6 months shall be checked their
- (3) The storage period shall be within 6 months. Products stored for more than 6 months shall be checked their solderability before use.
- (4) The Capacitors of high dielectric constant series (Class 2, Characteristic B,X7R,X5R and F,Y5V) change in capacitance with the passage of time, "Capacitance aging", due to the inherent characteristics of ceramic dielectric materials. The changed capacitance can be recovered by heat treatment to each initial value at the time of shipping. (See 2. Operating Condition and Circuit Design, 2-1-7. Capacitance aging)
- (5) When the initial capacitance is measured, the Capacitors shall be heat-treated at 150+0/-10°C for 1 hour and then subjected to ordinary temperature and humidity for 48±4 hours before measuring the initial value.


3-2.Adhesives for Mounting

- (1) The amount and viscosity of an adhesive for mounting shall be such that the adhesive shall not flow off on the land during it's curing.
- (2) If the amount of adhesive is insufficient for mounting, the Capacitor may fall after or during soldering.
- (3) If the adhesive is too low in its viscosity, the Capacitors may be out of alignment after or during soldering.
- (4) Adhesives for mounting can be cured by ultraviolet or infrared radiation. In order to prevent the terminal electrodes of the Capacitors from oxidizing, the curing shall be dune at conditions of 160°C max., for 2 minutes max.
- (5) If curing is insufficient, the Capacitor may fall after or during soldering. Also insulation resistance between terminal electrodes may deteriorate due to moisture absorption. In order to prevent these problems, the curing conditions shall be sufficiently examined.

3-3. Chip Mounting Consideration

- (1) When mounting the Capacitors/components on a PC board, the capacitor bodies shall be free from excessive impact loads such as mechanical impact or stress in the positioning, pushing force and displacement of vacuum nozzles at the time of mounting.
- (2) The maintenance and inspections for Chip Mounter must be performed regularly.
- (3) If the bottom dead center of the vacuum nozzle is too low, the Capacitor is cracked by an excessive force at the time of mounting.
 - The following precautions and recommendations are for your reference in use.
 - (a) Set and adjust the bottom dead center of the vacuum nozzles to the upper surface of the PC board after correcting the warp of the PC board.
 - (b) Set the pushing force of the vacuum nozzle at the time of mounting to 1 to 3 N in static load.
 - (c) For double surface mounting, apply a supporting pin on the rear surface of the PC board to suppress the bending of the PC board in order to minimize the impact of the vacuum nozzles. The typical examples are shown in the table below.
 - (d) Adjust the vacuum nozzles so that their bottom dead center at the time of mounting is not too low.
- (4) The closing dimensions of positioning chucks shall be controlled and the maintenance, checks and replacement of positioning chucks shall be regularly performed to prevent chipping or cracking of the Capacitors caused by mechanical impact at the time of positioning due to worn positioning chucks.
- (5) Maximum stroke of the nozzle shall be adjusted so that the maximum bending of PC board does not exceed 0.5mm at 90mm span. The PC board shall be supported by means of adequate supporting pins.

CLASSIFI	CATION	SPECIFICATIONS		No. 151S-ECJ-SS009E	
SUBJECT	 Mu	Itilayer Ceramic Chip Capacitor		PAGE 6 of 10	
	Commo	n Specification (Precautions for Use)	DATE 1 Apr, 2005	
		NG Examples	Improved Examples	by pattern division	
		Crack			
	Single surface				
	mounting		The	supporting pin must not	
				ecessarily positioned eath the capacitor.	
	Double surface				
	mounting				
		Separation	Supporting	9	
			pin		
 3- 4. Selection of Soldering Flux Soldering flux may seriously affect the performance of the Capacitors. The following shall be confirmed before us (1) Soldering flux having a halogen based content of 0.1 wt. % (converted to chlorine) or below shall be used. Do not use soldering flux with strong acid. (2) When applying water-soluble soldering flux, wash the Capacitors sufficiently because the soldering flux resid on the surface of PC boards may deteriorate the insulation resistance on the Capacitor surface due to insuffici cleaning. 3- 5. Soldering 3-5.1. Flow soldering In flow soldering process, abnormal and large thermal and mechanical stresses, caused by "Temperatu Gradient" between the mounted Capacitors and melted solder in a soldering bath, may be applied directly to Capacitors, resulting in failures and damages of the Capacitors, So it is essential that soldering process shall controlled to the following recommended conditions. (1) Application of Soldering flux: The soldering flux shall be applied to the mounted Capacitors thinly and uniformly by foaming method. (1) Preheating: The mounted Capacitors/Components shall be preheated sufficiently so that the "Temperature Gradie between the Capacitors/Components and the melted solder shall be 150°C max. (100 to130°C) (3) Immersion into Soldering Bath: The Capacitors shall be immersed into a soldering bath of 240 to 260°C for 3 to 5 seconds. (4) Gradual Cooling: The Capacitors shall be cooled gradually to room ambient temperature with the cooling temperature rates 8°C/s max. from 250°C to 170°C and 4°C/s max. from 170°C to 130°C. (5) Flux Cleaning: When the Capacitors are immersed into a cleaning solvent, it shall be confirmed that the surfa temperatures of devices do not exceed 100°C. (6) One time of flow soldering under the conditions shown in the figure below [Recommended profile of Fl soldering (Ex)] do not cause any problems. However, fully pay attention to					
Note ;					




Note ;

CLASSIFICATION	SPECIFICATIONS	No. 151S-ECJ-SS009E
SUBJECT	Multilayer Ceramic Chip Capacitor	PAGE 8 of 10
	Common Specification (Precautions for Use)	DATE 1 Apr, 2005
soldering devices. The solde	oldering of the Capacitors, large temperature gradient between the pli iron may cause electrical failures and mechanical damages such ring shall be carefully controlled and carried out so that the temperat ng recommended conditions for hand soldering.	h as cracking or breaking of the
(a) Sc ¢1 *R (b) Pr Th	tion 1 (with preheating) oldering : .0mm Thread eutectic solder with soldering flux* in the core. osin-based and non-activated flux is recommended. eheating: le Capacitors shall be preheated so that "Temperature Gradient" be ldering iron is 150°C or below.	etween the devices and the tip of
(c) Te (T	mperature of Iron tip: 300°C max. he required amount of solder shall be melted in advance on the sold adual Cooling:	lering tip.)

After soldering, the Capacitors shall be cooled gradually at room ambient temperature.

Recommended profile of Hand Soldering [Ex.]



$\langle Allowable temperature difference \Delta T \rangle$				
Size	Temp. Tol.			
0201 to 1206	∆T≦ 150 °C			
0508, 0612, 0504	$\Delta I \ge 150$ C			
1210 to 1812	∆T≦ 130 °C			

(2) Condition 2 (without preheating)

Modification with a soldering iron is acceptable without preheating if within the conditions specified below.

- (a) Soldering iron tip shall never directly touch the ceramic dielectrics and terminal electrodes of the Capacitors.
- (b) The lands are sufficiently preheated with a soldering iron tip before sliding the soldering iron tip to the terminal electrode of the Capacitor for soldering.

	Condition				
Chip size	0201 to 0805, 0508, 0504	1206 to 1812 , 0612			
Temperature of soldering iron	270 °C Max.	250 °C Max.			
Wattage	20W Max.				
Shape of soldering iron tip	φ3mm Max.				
Soldering time with soldering iron	3s Ma	3s Max.			

Conditions of Hand soldering without preheating

3- 6.Post Soldering Cleaning

- 3-6-1. Residues of soldering fluxes on the PC board after cleaning with an inappropriate solvent may deteriorate on the electrical characteristics and reliability (particularly, insulation resistance) of the Capacitors.
- 3-6-2. Inappropriate cleaning conditions (Such as insufficient cleaning, excessive cleaning) may impair the electrical characteristics and reliability of the Capacitors.
 - (1) If cleaning is insufficient :
 - (a) The halogen substance in the residues of the soldering flux may cause the metal of terminal electrodes to corrode.
 - (b) The halogen substance in the residues of the soldering flux on the surface of the Capacitors may deteriorate the insulation resistance.
 - (c) Water-soluble soldering flux may have more remarkable tendencies of (a) and (b) above compared to those of rosin soldering flux.
 - (2) If cleaning is excessive :

Note;

CLASSIFICATION	SPECIFICATIONS	No. 151S-ECJ-SS009E
SUBJECT Multi	ilayer Ceramic Chip Capacitor	PAGE 9 of 10
Common	Specification (Precautions for Use)	DATE 1 Apr, 2005
cracking in the s The following co Ultras Ultras Ultras	older and/or ceramic bodies of the Capacito inditions are for Ultrasonic cleaning. ionic wave output: 20 W/L max. ionic wave frequency: 40 kHz max. ionic wave cleaning time: 5 min. max. ated cleaning solvent may cause the same	strength of the terminal electrodes or cause rs due to vibrated PC boards. results in case of insufficient cleaning due to
stresses shall not be applie devices. (1) The mounted PC boards span 0.5mm max. (2) It shall be confirmed the positions.	ed to the PC board and mounted compone s shall be supported by some adequate sup	al pins, abnormal and excess mechanical ents, to prevent failures or damages of the oporting pins setting their bending to 90 mm are equal in height and are set in the right nding of PC board.
	NG Example	Recommended Example
Bending of PC board	Check pin Separated	Check pin
other components. (2) Coating materials with la damages (such as crack	arge thermal expansivity shall not be applied king) of the devices in the curing process.	shall not be applied to the Capacitors and d to the Capacitors for preventing failures or
below, which cause crac	e mechanical stresses such as bending or to cking in the Capacitors, on the components minimum in the dividing/breaking.	on the
	e PC boards shall be done carefully at m apparatus to prevent the Capacitors on the es.	
As a recommended exa jig where is free from be the PC board.	breaking jig is shown below. mple, Dividing/Breaking of the PC boards sh nding, and so as to be compressive stress fo if holding the PC board at any position apar	hall be done by holding the position near the r the components such as the Capacitors on t from the jig, tensile stress to the Capacitor
Outline of Jig	Recommended Example	NG Example
PC board PC PC	board direction Load	December 2 Chip component
Note ;		

CLASSIFICATION	SPECIFICATIONS		No. 151S-ECJ-SS009E
SUBJECT	Multilayer Ceramic Chip Capacitor		PAGE 10 of 10
	Common Specification (Precautions for Use)		DATE 1 Apr, 2005
The Capa cracked by Never use impaired a large size (2) When han Capacitors When mou caused by may caus	mpact citors shall be free from any excessive mechanical impact. citor body, which is made of ceramics, may be damaged or v dropping impact. e dropped capacitors because their quality may be already and its failure level of significance may be increased. Particularly, capacitors tend to be damaged or cracked more easily. dling the PC boards on which the Capacitors are mounted, the s shall not collide with another PC board. unted PC boards are handled or stored in a stacked state, impact colliding between the corner of the PC board and the Capacitor e damage or cracking in the Capacitor and deteriorate the voltage and insulation resistance of the Capacitor.	Crack	Floor Mounted PCB
	ons described above are typical ones. nting conditions, please contact us.		
Precautions for	Use above are from		
Ceramic (nical Report EIAJ RCR-2335 Caution Guide Line for Operatior Capacitors for Electronic Equipment by Japan Electronics and Inf Association (March 2002 issued)		
Please refer to a	above technical report for details.		
Note ;			

CLASSFICATION	SPECIFICATIONS	No. 151S-ECJ-SV036E
SUBJECT	Multilayer Ceramic Chip Capacitor	PAGE 1 of 6
	Taped and Reeled Packaging Specifications	DATE 28 Apr, 2004

1. Scope

This specification applies to taped and reeled packing for Multilayer ceramic chip capacitors.

2. Applicable Standards

EIAJ (Electric Industries Association of Japan) Standard EIAJ RC-1009B

JIS (Japanese Industrial Standard) Standard JIS C 0806

3. Packing Specification

3- 1.Structure and Dimensions

- Paper taping packaging is carried out according the following diagram
 - 1) Carrier tape : Shown in Fig. 5.
 - 2) Reel : Shown in Fig. 6.
 - 3) Packaging : We shall pack suitably in order prevent damage during transportation or storage.

3-2.Packing Quantity

		Carrier-Tap	ре	Quantity (pcs./reel)			
Туре	Thickness of Capacitor(mm)		Taning	ø180mm Reel		ø330mm Reel	
туре		Material	Taping Pitch	Packaging Code	Quantity	Packaging Code	Quantity
06type (0201)	0.30 +/- 0.03	Paper Taping	2mm	E	15000		
10type (0402)	0.50 +/- 0.05	Paper Taping	2mm	E	10000	W	50000
11type (0603)	0.8 +/- 0.1	Paper Taping	4mm	V	4000	Z	10000
	0.6 +/- 0.1	Paper Taping	4mm	V	5000	Z	20000
	0.85 +/- 0.10	Paper Taping	4mm	V	4000	Z	10000
12type (0805)	1.25 +/- 0.10 1.25 +/- 0.15 1.25 +/- 0.20	Embossed Tap.	4mm	F	3000		
	0.6 +/- 0.1	Paper Taping	4mm	V	5000	Z	20000
13type (1206)	0.85 +/- 0.10	Paper Taping	4mm	V	4000	Z	10000
13type (1200)	1.15 +/- 0.10	Embossed Tap.	4mm	F	3000		
	1.6 +/- 0.2	Embossed Tap.	4mm	Y	2000		
23type (1210)	2.0 +/- 0.2	Embossed Tap.	4mm	Y	2000		
23(ype (1210)	2.5 +/- 0.3	Embossed Tap.	4mm	Y	1000		
34type (1812)	2.5 +/- 0.3	Embossed Tap.	8mm	Y	500		
34type (1012)	3.2 +/- 0.3	Embossed Tap.	8mm	Y	500		

Explanation of Part Numbers (Example)


ECJ 1 V B 1C 104 K Packaging Code


3-3.Marking on the Reel

The following items are described in the side of a reel in English at least.

- 1) Part Number
- 2) Quantity
- 3) Lot Number
- 4) Place of origin


Note ;	01 Apr, 2005	Change the company name. Previous : Matsushita Electronic Components Co., Ltd. New : Panasonic Electronic Devices Co., Ltd.				
	Panasonic			CHECK S.Endoh	DESIGN T.Shinriki	





CLASSFICATION SPECIFICATIONS No. 151S-ECJ-SV036E SUBJECT Multilayer Ceramic Chip Capacitor Taped and Reeled Packaging Specifications PAGE 4 of 6 DATE 28 Apr, 2004

(b) 11 and 12 and 13 type : 4mm taping pitch for Paper taping.




Code	Dimension			
W	8.0 +/- 0.2			
F	3.50 +/- 0.05			
E	1.75 +/- 0.10			
P ₁	4.0 +/- 0.1			
P ₂	2.00 +/- 0.05			
P ₀	4.0 +/- 0.1			
D ₀	<i>ø</i> 1.5			
-	+0.1/-0			
t ₁	1.1 max.			
t ₂	1.4 max.			
11.10				

Unit : mm

Type Code	"11" (0603)	"12" (0805)	"13" (1206)
А	1.0 +/- 0.1	1.65 +/- 0.20	2.0 +/- 0.2
В	1.8 +/- 0.1	2.4 +/- 0.2	3.6 +/- 0.2


(c) 12 and 13 and 23 type : 4mm taping pitch for Embossed taping.



Code	Dimension		
W	8.0 +/- 0.2		
F	3.50 +/- 0.05		
Е	1.75 +/- 0.10		
P ₁	4.0 +/- 0.1		
P_2	2.00 +/- 0.05		
P ₂ P ₀	4.0 +/- 0.1		
D_0	<i>ø</i> 1.5		
	+0.1/-0		
D ₁	<i>ϕ</i> 1.1+/- 0.1		
t ₁	0.6 max.		
	"12"	2.5	
t ₂	"13"	max.	
	Туре		
	"23"	3.5	
	Туре	max.	

Unit : mm

Type Code	"12" (0805)	"13" (1206)	"23" (1210)
A	1.55 +/- 0.20	1.90 +/- 0.20	2.8 +/- 0.2
В	2.35 +/- 0.20	3.5 +/- 0.2	3.5 +/- 0.2



Note ;

