October 1991 Revised May 2000 SCAN18373T Transparent Latch with 3-STATE Outputs

FAIRCHILD

SEMICONDUCTOR TM

SCAN18373T Transparent Latch with 3-STATE Outputs

General Description

The SCAN18373T is a high speed, low-power transparent latch featuring separate data inputs organized into dual 9bit bytes with byte-oriented latch enable and output enable control signals. This device is compliant with IEEE 1149.1 Standard Test Access Port and Boundary Scan Architecture with the incorporation of the defined boundary-scan test logic and test access port consisting of Test Data Input (TDI), Test Data Out (TDO), Test Mode Select (TMS), and Test Clock (TCK).

Features

- IEEE 1149.1 (JTAG) Compliant
- Buffered active-low latch enable
- 3-STATE outputs for bus-oriented applications
- 9-bit data busses for parity applications
- Reduced-swing outputs source 32 mA/sink 64 mA
- Guaranteed to drive 50Ω transmission line to TTL input levels of 0.8V and 2.0V
- TTL compatible inputs
- 25 mil pitch SSOP (Shrink Small Outline Package)
- Includes CLAMP and HIGHZ instructions
- Member of Fairchild's SCAN Products

Ordering Code:

Order Number	Package Number	Package Description
SCAN1837TSSC	MS56A	56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300 Wide
Device also available i	n Tape and Reel Specify	by appending the suffix letter "X" to the ordering code

Connection Diagram

			_
		56	
MS —	1		— TDI
10 ₀ —	2	55	— AI ₀
0E1	3	54	
40 ₁ -	4	53	
NO2 -	5	52	— AI ₂
ND —	6	51	- GND
۰0 ₃ —	7	50	— AI3
10 ₄ —	8	49	— Al ₄
/ _{cc} —	9	48	-v _{cc}
۹0 ₅ –	10	47	— AI5
40 ₆ —	11	46	— AI ₆
ND -	12	45	- GND
40 ₇ -	13	44	- AI7
40 ₈ —	14	43	- Alg
300 -	15	42	-BI0
во ₁ —	16	41	
ND -	17	40	- GND
30 ₂ —	18	39	— ві ₂
30 ₃ —	19	38	— ві ₃
/ _{cc} –	20	37	-v _{cc}
30₄ —	21	36	-BI4
30 ₅ —	22	35	- BI5
	23	34	— GND
30 ₆ —	24	33	
30 ₇ —	25	32	- BI ₇
0E1 -	26	31	BLE
	27	30	BI8
30 ₈ —	27	29	
00	20	29	— тск
			-

Pin Descriptions

Pin Names	Description
AI ₍₀₋₈₎ , BI ₍₀₋₈₎ ALE, BLE	Data Inputs
ALE, BLE	Latch Enable Inputs
$\overline{AOE}_1, \overline{BOE}_1$	3-STATE Output Enable Inputs
AO ₍₀₋₈₎ , BO ₍₀₋₈₎	3-STATE Latch Outputs

Truth Tables

	Inputs		A0					
ALE	AOE ₁	AI ₍₀₋₈₎	AO ₍₀₋₈₎					
Х	Н	Х	Z					
н	L	L	L					
н	L	Н	н					
L	L	Х	AO ₀					
	BO							
BLE	BOE ₁	BI ₍₀₋₈₎	во ₍₀₋₈₎					
Х	Н	Х	Z					
н	L	L	L					
н	L	н	н					
L	L	х	BO ₀					
L = LOW Voltage X = Immaterial Z = High Impedar	H = HIGH Voltage Level = LOW Voltage Level							

BO0 = Previous BO before H-to-L transition of BLE


© 2000 Fairchild Semiconductor Corporation DS010962

Functional Description


The SCAN18373T consists of two sets of nine D-type latches with 3-STATE standard outputs. When the Latch Enable (ALE or BLE) input is HIGH, data on the inputs (Al₍₀₋₈₎ or Bl₍₀₋₈₎) enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its input changes. When Latch Enable is LOW, the latches store the information that was present on


the inputs a set-up time preceding the HIGH-to-LOW transition of the Latch Enable. The 3-STATE standard outputs are controlled by the Output Enable (AOE₁ or BOE₁) input. When Output Enable is LOW, the standard outputs are in the 2-state mode. When Output Enable is HIGH, the standard outputs are in the high impedance mode, but this does not interfere with entering new data into the latches.

Logic Diagram



Block Diagrams





Description of Boundary-Scan Circuitry

The scan cells used in the BOUNDARY-SCAN register are one of the following two types depending upon their location. Scan cell TYPE1 is intended to solely observe system data, while TYPE2 has the additional ability to control system data.

Scan cell TYPE1 is located on each system input pin while scan cell TYPE2 is located at each system output pin as well as at each of the two internal active-high output enable signals. AOE controls the activity of the A-outputs while BOE controls the activity of the B-outputs. Each will activate their respective outputs by loading a logic high.

The BYPASS register is a single bit shift register stage identical to scan cell TYPE1. It captures a fixed logic low.


Bypass Register Scan Chain Definition Logic 0



The INSTRUCTION register is an eight-bit register which captures the value 00111101.


The two least significant bits of this captured value (01) are required by IEEE Std 1149.1. The upper six bits are unique


to the SCAN18373T device. SCAN CMOS Test Access Logic devices do not include the IEEE 1149.1 optional identification register. Therefore, this unique captured value can be used as a "pseudo ID" code to confirm that the correct device is placed in the appropriate location in the boundary scan chain.



 $MSB \rightarrow LSB$

Instruction Code	Instruction
0000000	EXTEST
1000001	SAMPLE/PRELOAD
10000010	CLAMP
00000011	HIGHZ
All Others	BYPASS





SCAN18373T

Bit No.	Pin Name	Pin No.	Pin Type	Scan (Cell Type
4	AOE ₁	3	Input	TYPE1	
40) ACP	54	Input	TYPE1	
39	9 AOE		Internal	TYPE2	Contro
38	BOE1	26	Input	TYPE1	Signals
37	7 BCP	31	Input	TYPE1	
36	6 BOE		Internal	TYPE2	
3	5 Al ₀	55	Input	TYPE1	
34	4 Al ₁	53	Input	TYPE1	
33	3 Al ₂	52	Input	TYPE1	
32	2 Al ₃	50	Input	TYPE1	
	1 Al ₄	49	Input	TYPE1	A–in
30) Al ₅	47	Input	TYPE1	
29	9 Al ₆	46	Input	TYPE1	
28	3 Al ₇	44	Input	TYPE1	
	7 AI ₈	43	Input	TYPE1	
20	6 Bl ₀	42	Input	TYPE1	
2	5 BI ₁	41	Input	TYPE1	
24	1 Bl ₂	39	Input	TYPE1	
23	3 BI ₃	38	Input	TYPE1	
22	2 BI ₄	36	Input	TYPE1	B–in
	1 BI ₅	35	Input	TYPE1	
) BI ₆	33	Input	TYPE1	
	9 BI ₇	32	Input	TYPE1	
	3 BI ₈	30	Input	TYPE1	
	7 AO ₀	2	Output	TYPE2	
	6 AO ₁	4	Output	TYPE2	
	5 AO ₂	5	Output	TYPE2	
	4 AO ₃	7	Output	TYPE2	
	3 AO ₄	8	Output	TYPE2	A-out
	2 AO ₅	10	Output	TYPE2	
	1 AO ₆	11	Output	TYPE2	
) AO ₇	13	Output	TYPE2	
	9 AO ₈	14	Output	TYPE2	
	BO ₀	15	Output	TYPE2	
	7 BO ₁	16	Output	TYPE2	
	BO ₂	18	Output	TYPE2	
	5 BO ₃	19	Output	TYPE2	
	4 BO ₄	21	Output	TYPE2	B-out
	3 BO ₅	22	Output	TYPE2	
	2 BO ₆	24	Output	TYPE2	
	1 BO ₇	25	Output	TYPE2	
() BO ₈	27	Output	TYPE2	1

Absolute Maximum Ratings(Note 1)

	-
Supply Voltage (V _{CC})	-0.5V to +7.0V
DC Input Diode Current (IIK)	
$V_{I} = -0.5V$	–20 mA
$V_I = V_{CC} + 0.5V$	+20 mA
DC Output Diode Current (I _{OF}	<)
$V_0 = -0.5V$	–20 mA
$V_O = V_{CC} + 0.5V$	+20 mA
DC Output Voltage (V _O)	–0.5V to V _{CC} + 0.5V
DC Output Source/Sink Curre	ent (I _O) ±70 mA
DC V _{CC} or Ground Current	
Per Output Pin	±70 mA
Junction Temperature	
SSOP	+140°C
Storage Temperature	-65°C to +150°C
ESD (Min)	2000V

Recommended Operating Conditions

Supply Voltage (V _{CC})	
SCAN Products	4.5V to 5.5V
Input Voltage (V _I)	0V to V_{CC}
Output Voltage (V _O)	0V to V_{CC}
Operating Temperature (T _A)	$-40^{\circ}C$ to $+85^{\circ}C$
Minimum Input Edge Rate $\Delta V/\Delta t$	125 mV/ns
V _{IN} from 0.8V to 2.0V	
V _{CC} @ 4.5V, 5.5V	

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of SCAN circuits outside databook specifications.

DC Electrical Characteristics

Symbol	Parameter	V _{cc}	T _A =	+ 25°C	$T_A = -40^{\circ}C$ to $+85^{\circ}C$	Units	Conditions
Symbol	Farameter	(V)	Тур	Gu	aranteed Limits	Units	Conditions
V _{IH}	Minimum HIGH	4.5	1.5	2.0	2.0	V	$V_{OUT} = 0.1V$
	Input Voltage	5.5	1.5	2.0	2.0	v	or $V_{CC} - 0.1V$
V _{IL}	Maximum LOW	4.5	1.5	0.8	0.8	V	$V_{OUT} = 0.1V$
	Input Voltage	5.5	1.5	0.8	0.8	v	or $V_{CC} - 0.1V$
V _{он}	Minimum HIGH	4.5		3.15	3.15	V	504
	Output Voltage	5.5		4.15	4.15	v	$I_{OUT} = -50 \ \mu A$
	(Note 2)	4.5		2.4	2.4	V	$V_{IN} = V_{IL} \text{ or } V_{IH}$
		5.5		2.4	2.4	v	$I_{OH} = -32 \text{ mA}$
		4.5		2.4		V	$V_{IN} = V_{IL} \text{ or } V_{IH}$
		5.5		2.4		v	$I_{OH} = -24 \text{ mA}$
V _{OL}	Maximum LOW	4.5		0.1	0.1	V	504
	Output Voltage	5.5		0.1	0.1	v	$I_{OUT} = 50 \ \mu A$
	(Note 2)	4.5		0.55	0.55	V	$V_{IN} = V_{IL} \text{ or } V_{IH}$
		5.5		0.55	0.55	v	$I_{OL} = 64 \text{ mA}$
		4.5		0.55		V	$V_{IN} = V_{IL} \text{ or } V_{IH}$
		5.5		0.55		v	$I_{OL} = 48 \text{ mA}$
I _{IN}	Maximum Input	5.5		±0.1	±1.0	μA	$V_1 = V_{CC}$, GND
	Leakage Current	5.5		10.1	1.0	μΑ	VI - VCC, GND
I _{IN}	Maximum Input	5.5		2.8	3.6	μA	$V_I = V_{CC}$
TDI, TMS	Leakage			-385	-385	μA	V _I = GND
	Minimum Input Leakage	5.5		-160	-160	μA	$V_I = GND$
I _{OLD}	Minimum Dynamic	5.5		94	94	mA	V _{OLD} = 0.8V Max
I _{OHD}	Output Current (Note 3)			-40	-40	mA	V _{OHD} = 2.0V Min
I _{OZ}	Maximum Output	5.5		±0.5	±5.0	μA	V _I (OE) = V _{II} , V _{IH}
	Leakage Current	5.5		10.0	±0.0	μΛ	
l _{os}	Output Short	5.5		-100	-100	mA	$V_{O} = 0V$
	Circuit Current	5.5		-100	-100	Min	Ũ
I _{CC}	Maximum Quiescent	5.5		16.0	88	μA	V _O = Open
	Supply Current						TDI, TMS = V_{CC}
		5.5		750	820	μA	V _O = Open
							TDI, TMS = GND

SCAN18373T

SCAN18373T

DC Electrical Characteristics (Continued)

Symbol	Parameter	V _{cc}	V _{CC} T _A = +		$\textbf{T}_{\textbf{A}}=-40^{\circ}\textbf{C} \text{ to }+85^{\circ}\textbf{C}$	Units	Conditions	
Symbol	Falameter	(V)	Тур	Gua	ranteed Limits	Units	Conditions	
CCt	Maximum I _{CC} per Input	5.5		2.0	2.0	mA	$V_I = V_{CC} - 2.1V$	
							$V_{I} = V_{CC} - 2.1V$	
		5.5		2.15	2.15	mA	TDI/TMS Pin,	
							Test One with the	
							Other Floating	

Note 2: All outputs loaded; thresholds associated with output under test.

Note 3: Maximum test duration 2.0 ms, one output loaded at a time.

Noise Specifications

Symbol	Parameter	V _{CC} (V)	T _A = -	+25°C	$T_A = -40^{\circ}C$ to $+85^{\circ}C$	Units
Symbol	ratameter		Тур	Guara	nteed Limits	Units
V _{OLP}	Maximum HIGH Output Noise (Note 4)(Note 5)	5.0	1.0	1.5		V
V _{OLV}	Minimum LOW Output Noise (Note 4)(Note 5)	5.0	-0.6	-1.2		V
V _{OHP}	Maximum Overshoot (Note 5)(Note 6)	5.0	V _{OH} + 1.0	V _{OH} + 1.5		V
V _{OHV}	Minimum V _{CC} Droop (Note 5)(Note 6)	5.0	V _{OH} – 1.0	V _{OH} – 1.8		V
V _{IHD}	Minimum HIGH Dynamic Input Voltage Level (Note 6)(Note 7)	5.5	1.6	2.0	2.0	V
V _{ILD}	Maximum LOW Dynamic Input Voltage Level (Note 6)(Note 7)	5.5	1.4	0.8	0.8	V

Note 4: Maximum number of outputs that can switch simultaneously is n. (n-1) outputs are switched LOW and one output held LOW. Note 5: Maximum number of outputs that can switch simultaneously is n. (n-1) outputs are switched HIGH and one output held HIGH.

Note 6: Worst case package.

Note 7: Maximum number of data inputs (n) switching. (n-1) input switching 0V to 3V. Input under test switching 3V to threshold (V_{ILD}).

AC Electrical Characteristics

Normal Operation

Symbol Parameter		V _{CC} (V)	T _A = +25°C C _L = 50 pF			T _A = -40° C _L =	Units	
		(Note 8)	Min	Тур	Max	Min	Max	
t _{PLH} ,	Propagation	5.0	2.5		9.0	2.5	9.8	
t _{PHL}	Delay, D to Q		2.5		9.0	2.5	9.8	ns
t _{PLH} ,	Propagation	5.0	2.5		10.0	2.5	10.5	20
t _{PHL}	Delay, LE to Q		2.5		10.5	2.5	11.3	ns
t _{PLZ} ,	Disable Time	5.0	1.5		9.0	1.5	9.5	ns
t _{PHZ}			1.5		9.5	1.5	10.0	115
t _{PZL} ,	Enable Time	5.0	2.0		10.9	2.0	11.9	20
t _{PZH}			2.0		9.0	2.0	9.7	ns

Note 8: Voltage Range 5.0 is 5.0V \pm 0.5V.

AC Operating Requirements

AC O Normal Op	perating Requirements				
Symbol	Parameter	V _{CC} (V)	T _A = +25°C C _L = 50 pF	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ $C_L = 50 \text{ pF}$	Units
		(Note 9)	Guarantee		
S	Setup Time, H or L Data to LE	5.0	3.0	3.0	ns
н	Hold Time, H or L LE to Data	5.0	1.5	1.5	ns
w	LE Pulse Width	5.0	5.0	5.0	ns

Note 9: Voltage Range 5.0 is $5.0V \pm 0.5V$.

AC Electrical Characteristics

		V _{CC}		T _A = +25°C		T _A = -40°	C to +85°C	
Symbol	Parameter	(V)	$C_1 = 50 \text{ pF}$			C ₁ = 50 pF		Units
		(Note 10)	Min	Тур	Max	Min	Max	
t _{PLH} ,	Propagation Delay	5.0	3.5		13.2	3.5	14.5	
t _{PHL}	TCK to TDO		3.5		13.2	3.5	14.5	ns
t _{PLZ} ,	Disable Time	5.0	2.5		11.5	2.5	11.9	
t _{PHZ}	TCK to TDO		2.5		11.5	2.5	11.9	ns
t _{PZL} ,	Enable Time	5.0	3.0		14.5	3.0	15.8	
t _{PZH}	TCK to TDO		3.0		14.5	3.0	15.8	ns
t _{PLH} ,	Propagation Delay		5.0		18.0	5.0	19.8	
t _{PHL}	TCK to Data Out	5.0	5.0		18.0	5.0	19.8	ns
	during Update-DR State							
t _{PLH} ,	Propagation Delay		5.0		18.6	5.0	20.2	
t _{PHL}	TCK to Data Out	5.0	5.0		18.6	5.0	20.2	ns
	during Update-IR State							
t _{PLH} ,	Propagation Delay		5.5		19.9	5.5	21.5	
t _{PHL}	TCK to Data Out	5.0						ns
	during Test Logic	5.0	5.5		19.9	5.5	21.5	
	Reset State							
t _{PLZ} ,	Propagation Delay		4.0		16.4	4.0	18.2	
t _{PHZ}	TCK to Data Out	5.0	4.0		16.4	4.0	18.2	ns
	during Update-DR State							
t _{PLZ} ,	Propagation Delay		5.0		19.5	5.0	20.8	
t _{PHZ}	TCK to Data Out	5.0	5.0		19.5	5.0	20.8	ns
	during Update-IR State							
t _{PLZ} ,	Propagation Delay		5.0		19.9	5.0	21.5	
t _{PHZ}	TCK to Data Out	5.0						ns
	during Test Logic		5.0		19.9	5.0	21.5	
	Reset State							
t _{PZL} ,	Propagation Delay		5.0		18.9	5.0	20.9	
t _{PZH}	TCK to Data Out	5.0	5.0		18.9	5.0	20.9	ns
	during Update-DR State							
t _{PZL} ,	Propagation Delay		6.5		22.4	6.5	24.2	
t _{PZH}	TCK to Data Out	5.0	6.5		22.4	6.5	24.2	ns
	during Update-IR State							
t _{PZL} ,	Propagation Delay		7.0		23.8	7.0	25.7	
t _{PZH}	TCK to Data Out	5.0						ns
	during Test Logic		7.0		23.8	7.0	25.7	
	Reset State							

Note 10: Voltage Range 5.0 is 5.0V \pm 0.5V.

Note: All propagation delays involving TCK are measured from the falling edge of TCK.

SCAN18373T

AC Operating Requirements

Symbol	Parameter	V _{CC} (V)	T _A = +25°C C _L = 50 pF	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ $C_L = 50 \text{ pF}$	Units
		(Note 11)	Guarante	ed Minimum	
t _S	Setup Time, Data to TCK (Note 12)	5.0	3.0	3.0	ns
t _H	Hold Time, TCK to Data (Note 12)	5.0	4.5	4.5	ns
t _S	Setup Time, H or L AOE ₁ , BOE ₁ to TCK (Note 13)	5.0	3.0	3.0	ns
t _H	Hold Time, H or L TCK to AOE ₁ , BOE ₁ (Note 13)	5.0	4.5	4.5	ns
t _S	Setup Time, H or L Internal AOE, BOE, to TCK (Note 14)	5.0	3.0	3.0	ns
t _H	Hold Time, H or L TCK to Internal AOE, BOE (Note 14)	5.0	3.0	3.0	ns
t _S	Setup Time ALE, BLE (Note 15) to TCK	5.0	3.0	3.0	ns
t _H	Hold Time TCK to ALE, BLE (Note 15)	5.0	3.5	3.5	ns
t _S	Setup Time, H or L TMS to TCK	5.0	8.0	8.0	ns
t _H	Hold Time, H or L TCK to TMS	5.0	2.0	2.0	ns
t _S	Setup Time, H or L TDI to TCK	5.0	4.0	4.0	ns
t _H	Hold Time, H or L TCK to TDI	5.0	4.5	4.5	ns
t _W	Pulse Width TCK H L	5.0	15.0 5.0	15.0 5.0	ns
f _{MAX}	Maximum TCK Clock Frequency	5.0	25	25	MHz
T _{pu}	Wait Time, Power Up to TCK	5.0	100	100	ns
T _{dn}	Power Down Delay	0.0	100	100	ms

Note 11: Voltage Range 5.0 is $5.0V \pm 0.5V$.

Note 12: This delay represents the timing relationship between the data input and TCK at the associated scan cells numbered 0-8, 9-17, 18-26 and 27-35.

Note 13: Timing pertains to BSR 38 and 41 only.

Note 14: This delay represents the timing relationship between AOE/BOE and TCK for scan cells 36 and 39 only.

Note 15: Timing pertains to BSR 37 and 40 only.

Note: All Input Timing Delays involving TCK are measured from the rising edge of TCK.

Symbol	Parameter		$T_A = 25^{\circ}C$ $V_{CC} = 5.0V$ $C_L = 50 \text{ pF}$		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units
			18 Outputs Switching (Note 16)			V _{CC} = 5.0V ± 0.5V C _L = 250 pF (Note 17)	
		Min	Тур	Max	Min	Max	
t _{PLH}	Propagation Delay	3.0		12.0	4.0 13.5		
t _{PHL}	Latch Enable to Output	3.0		12.8	4.0	4.0 16.0	ns
t _{PLH}	Propagation Delay	3.0		11.5	4.0 13.0 4.0 14.5		ns
t _{PHL}	Data to Output	3.0		11.5			
t _{PZH}	Output Enable Time	2.5		10.5	(Note 18)		ns
t _{PZL}		2.5		12.5			
t _{PHZ}	Output Disable Time	2.0		10.5	(Note 19)		ns
t _{PLZ}		2.0		10.5			
t _{OSHL}	Pin to Pin Skew		0.5 1.0		1.0		ns
(Note 20)	HL Data to Output			0.5 1.0		1.0	
t _{OSLH}	Pin to Pin Skew		0.5 1.0	F 10		1.0	ns
(Note 20)	LH Data to Output			1.0	1	1.0	115

Note 16: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.).

Note 17: This specification is guaranteed but not tested. The limits represent propagation delays with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load. This specification pertains to single output switching only.

Note 18: 3-STATE delays are load dominated and have been excluded from the datasheet.

Note 19: The Output Disable Time is dominated by the RC network (500Ω, 250 pF) on the output and has been excluded from the datasheet.

Note 20: Skew is defined as the absolute value of the difference between the actual propagation delays for any two separate outputs of the same device. The specification applies to any outputs switching HIGH-to-LOW (t_{OSHL}), LOW-to-HIGH (t_{OSLH}), or any combination switching LOW-to-HIGH.

Capacitance

Symbol	Parameter	Тур	Units	Conditions
CIN	Input Pin Capacitance	4.0	pF	$V_{CC} = 5.0V$
C _{OUT}	Output Pin Capacitance	13.0	pF	$V_{CC} = 5.0V$
C _{PD}	Power Dissipation Capacitance	34.0	pF	$V_{CC} = 5.0V$

