#### October 1987 Revised January 2004

# FAIRCHILD

SEMICONDUCTOR TM

# MM74C08 Quad 2-Input AND Gate

#### **General Description**

The MM74C08 employs complementary MOS (CMOS) transistors to achieve wide power supply operating range, low power consumption and high noise margin, these gates provide basic functions used in the implementation of digital integrated circuit systems. The N- and P-channel enhancement mode transistors provide a symmetrical circuit with output swing essentially equal to the supply voltage. No DC power other than that caused by leakage current is consumed during static condition. All inputs are protected from damage due to static discharge by diode clamps to V<sub>CC</sub> and GND.

#### Features


- Wide supply voltage range: 3.0V to 15V
- Guaranteed noise margin: 1.0V
- High noise immunity: 0.45 V<sub>CC</sub> (typ.)
- Low power TTL compatibility: Fan out of 2 driving 74L
- Low power consumption: 10 nW/package (typ.)

#### **Ordering Code:**

Order Number	Package Number	Package Description
MM74CD8N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide


#### **Connection Diagram**

#### **Truth Table**



Inputs		Outputs		
Α	В	Y		
L	L	L		
L	Н	L		
Н	L	L		
Н	н	н		

H = HIGH Level L = LOW Level



© 2004 Fairchild Semiconductor Corporation DS005878

## Absolute Maximum Ratings(Note 1)

Voltage at Any Pin	–0.3V to $V_{CC}$ + 0.3V
Operating Temperature Range	$-55^{\circ}C$ to $+125^{\circ}C$
Storage Temperature Range	-65°C to +150°C
Power Dissipation (P <sub>D</sub> )	
Dual-In-Line	700 mW
Small Outline	500 mW
Operating V <sub>CC</sub> Range	3.0V to 15V
Absolute Maximum V <sub>CC</sub>	18V
Lead Temperature	
(Soldering, 10 seconds)	260°C

**Note 1:** "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The Electrical Characteristics table provides conditions for actual device operation.

## **DC Electrical Characteristics**

Symbol	Parameter	Conditions	Min	Тур	Max	Units
смоз то с	cmos			Į		1
V <sub>IN(1)</sub>	Logical "1" Input Voltage	$V_{CC} = 5.0V$	3.5			V
		$V_{CC} = 10V$	8.0			
V <sub>IN(0)</sub>	Logical "0" Input Voltage	$V_{CC} = 5.0V$			1.5	
		$V_{CC} = 10V$			2.0	V
V <sub>OUT(1)</sub>	Logical "1" Output Voltage	$V_{CC} = 5.0V, I_{O} = -10 \ \mu A$	4.5			V
		$V_{CC} = 10V, I_{O} = -10 \ \mu A$	9.0			
V <sub>OUT(0)</sub>	Logical "0" Output Voltage	$V_{CC} = 5.0V, I_{O} = 10 \ \mu A$			0.5	v
		$V_{CC} = 10V, I_{O} = 10 \ \mu A$			1.0	v
IN(1)	Logical "1" Input Current	V <sub>CC</sub> = 15V, V <sub>IN</sub> = 15V		0.005	1.0	μA
I <sub>IN(0)</sub>	Logical "0" Input Current	$V_{CC} = 15V, V_{IN} = 0V$	-1.0	-0.005		μA
lcc	Supply Current	$V_{CC} = 15V$		0.01	15	μA
	TL INTERFACE					
V <sub>IN(1)</sub>	Logical "1" Input Voltage	74C, V <sub>CC</sub> = 4.75V	V <sub>CC</sub> - 1.5			V
VIN(0)	Logical "0" Input Voltage	74C, V <sub>CC</sub> = 4.75V			0.8	V
VOUT(1)	Logical "1" Output Voltage	74C, $V_{CC} = 4.75V$ , $I_O = -360 \mu A$	2.4			V
V <sub>OUT(0)</sub>	Logical "0" Output Voltage	74C, $V_{CC} = 4.75V$ , $I_{O} = 360 \mu$ A			0.4	V
SOURCE	Output Source Current (P-Channel)	$V_{CC} = 5.0V, V_{OUT} = 0V$	-1.75	-3.3		mA
	, ,	V <sub>CC</sub> = 10V, V <sub>OUT</sub> = 0V				
SOURCE	Output Source Current (P-Channel)	V <sub>CC</sub> = 10V, V <sub>OUT</sub> = 0V	-8.0	15		mA
	Output Sink Current	$V_{CC} = 5.0V, V_{OUT} = V_{CC}$	1.75	3.6		mA
I <sub>SINK</sub>	(N-Channel)	VCC = 5.0V, VOUT = VCC	1.75	5.0		ША
امسير	Output Sink Current	$V_{CC} = 10V, V_{OUT} = V_{CC}$	8.0	16		mA
Isink	(N-Channel)	VCC = 10V, VOUT = VCC	0.0	10		ШA

# AC Electrical Characteristics (Note 2)


Symbol	Parameter	Conditions	Min	Тур	Max	Units
puo pui	Propagation Delay Time to	$V_{CC} = 5.0V$		80	140	ns
	Logical "1" or "0"	$V_{CC} = 10V$		40	70	
C <sub>IN</sub>	Input Capacitance	(Note 3)		5.0		pF
C <sub>PD</sub>	Power Dissipation Capacitance	(Note 4) Per Gate		14		pF

Note 2: AC Parameters are guaranteed by DC correlated testing.

Note 3: Capacitance is guaranteed by periodic testing.

Note 4: C<sub>PD</sub> determines the no load AC power consumption of any CMOS device. For complete explanation see Family Characteristics Application Note-AN-90.

## **Typical Performance Characteristics**



**MM74C08** 

