


FEATURES

- Avalanche Rugged Technology
- Rugged Gate Oxide Technology
- Lower Input Capacitance
- Improved Gate Charge
- Extended Safe Operating Area
- 175°C Operating Temperature
- Lower Leakage Current : 10 μ A (Max.) @ $V_{DS} = 100V$
- Lower $R_{DS(ON)}$: 0.041 Ω (Typ.)

$$BV_{DSS} = 100 V$$

$$R_{DS(on)} = 0.052 \Omega$$

$$I_D = 28 A$$



Absolute Maximum Ratings

Symbol	Characteristic	Value	Units
V_{DSS}	Drain-to-Source Voltage	100	V
I_D	Continuous Drain Current ($T_C=25^\circ C$)	28	A
	Continuous Drain Current ($T_C=100^\circ C$)	19.8	
I_{DM}	Drain Current-Pulsed ①	110	A
V_{GS}	Gate-to-Source Voltage	± 20	V
E_{AS}	Single Pulsed Avalanche Energy ②	523	mJ
I_{AR}	Avalanche Current ①	28	A
E_{AR}	Repetitive Avalanche Energy ①	10.7	mJ
dv/dt	Peak Diode Recovery dv/dt ③	6.5	V/ns
P_D	Total Power Dissipation ($T_A=25^\circ C$) *	3.8	W
	Total Power Dissipation ($T_C=25^\circ C$)	107	W
	Linear Derating Factor	0.71	W/°C
T_J, T_{STG}	Operating Junction and Storage Temperature Range	- 55 to +175	°C
T_L	Maximum Lead Temp. for Soldering Purposes, 1/8" from case for 5-seconds	300	

Thermal Resistance

Symbol	Characteristic	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-Case	--	1.4	°C/W
$R_{\theta JA}$	Junction-to-Ambient *	--	40	
$R_{\theta JA}$	Junction-to-Ambient	--	62.5	

* When mounted on the minimum pad size recommended (PCB Mount).

FAIRCHILD
SEMICONDUCTOR®

©2001 Fairchild Semiconductor Corporation

Rev. B1

Electrical Characteristics ($T_C=25^\circ\text{C}$ unless otherwise specified)

Symbol	Characteristic	Min.	Typ.	Max.	Units	Test Condition
BV_{DSS}	Drain-Source Breakdown Voltage	100	--	--	V	$V_{GS}=0V, I_D=250\mu A$
$\Delta BV/\Delta T_J$	Breakdown Voltage Temp. Coeff.	--	0.11	--	V/ $^\circ\text{C}$	$I_D=250\mu A$ See Fig 7
$V_{GS(th)}$	Gate Threshold Voltage	2.0	--	4.0	V	$V_{DS}=5V, I_D=250\mu A$
I_{GSS}	Gate-Source Leakage, Forward	--	--	100	nA	$V_{GS}=20V$
	Gate-Source Leakage, Reverse	--	--	-100		$V_{GS}=-20V$
I_{DSS}	Drain-to-Source Leakage Current	--	--	10	μA	$V_{DS}=100V$
		--	--	100		$V_{DS}=80V, T_C=150^\circ\text{C}$
$R_{DS(on)}$	Static Drain-Source On-State Resistance	--	--	0.052	Ω	$V_{GS}=10V, I_D=14A$ ④
g_{FS}	Forward Transconductance	--	22.56	--	S	$V_{DS}=40V, I_D=14A$ ④
C_{iss}	Input Capacitance	--	1320	1710	pF	$V_{GS}=0V, V_{DS}=25V, f=1\text{MHz}$ See Fig 5
C_{oss}	Output Capacitance	--	325	380		
C_{rss}	Reverse Transfer Capacitance	--	148	170		
$t_{d(on)}$	Turn-On Delay Time	--	18	50	ns	$V_{DD}=50V, I_D=28A,$ $R_G=9.1\Omega$ See Fig 13 ④ ⑤
t_r	Rise Time	--	18	50		
$t_{d(off)}$	Turn-Off Delay Time	--	90	180		
t_f	Fall Time	--	56	120		
Q_g	Total Gate Charge	--	60	78	nC	$V_{DS}=80V, V_{GS}=10V,$ $I_D=28A$ See Fig 6 & Fig 12 ④ ⑤
Q_{gs}	Gate-Source Charge	--	10.8	--		
Q_{gd}	Gate-Drain(米勒?) Charge	--	27.9	--		

Source-Drain Diode Ratings and Characteristics

Symbol	Characteristic	Min.	Typ.	Max.	Units	Test Condition
I_S	Continuous Source Current	--	--	28	A	Integral reverse pn-diode in the MOSFET
I_{SM}	Pulsed-Source Current ①	--	--	110		
V_{SD}	Diode Forward Voltage ④	--	--	1.5	V	$T_J=25^\circ\text{C}, I_S=28A, V_{GS}=0V$
t_{rr}	Reverse Recovery Time	--	132	--	ns	$T_J=25^\circ\text{C}, I_F=28A$
Q_{rr}	Reverse Recovery Charge	--	0.63	--	μC	$di_F/dt=100A/\mu s$ ④

Notes ;

- ① Repetitive Rating : Pulse Width Limited by Maximum Junction Temperature
- ② $L=1mH, I_{AS}=28A, V_{DD}=25V, R_G=27\Omega$, Starting $T_J=25^\circ\text{C}$
- ③ $I_{SD}\leq 28A, di/dt\leq 400A/\mu s, V_{DD}\leq BV_{DSS}$, Starting $T_J=25^\circ\text{C}$
- ④ Pulse Test : Pulse Width = $250\mu s$, Duty Cycle $\leq 2\%$
- ⑤ Essentially Independent of Operating Temperature

Fig 1. Output Characteristics




Fig 2. Transfer Characteristics




Fig 3. On-Resistance vs. Drain Current




Fig 4. Source-Drain Diode Forward Voltage




Fig 5. Capacitance vs. Drain-Source Voltage










Fig 6. Gate Charge vs. Gate-Source Voltage





The schematic diagram illustrates the test setup for the DUT. A 12V source is connected to a 200nF capacitor and a 50KΩ resistor. The gate of the DUT is connected to the junction of the capacitor and resistor. A 300nF capacitor is connected between the gate and the drain. The drain is connected to a V_{DS} source. The gate is also connected to a 3mA current source through a resistor R_1 . The drain is connected to a resistor R_2 . The gate voltage is labeled V_{GS} . The gate charge is labeled Q_g . The gate-to-source capacitance is labeled C_{gs} and the gate-to-drain capacitance is labeled C_{gd} .

The gate voltage waveform is shown as a trapezoidal pulse with a plateau at 10V. The gate voltage is labeled V_{GS} . The gate charge is labeled Q_g . The gate-to-source capacitance is labeled C_{gs} and the gate-to-drain capacitance is labeled C_{gd} .

Vary t_p to obtain required peak I_D

10V

R_G

DUT

V_{DS}

I_D

L_L

C

V_{DD}

t_p

$E_{AS} = -\frac{1}{2} L_L I_{AS}^2 \frac{BV_{DSS}}{BV_{DSS} - V_{DD}}$

BV_{DSS}

I_{AS}

$I_D(t)$


V_{DD}

$V_{DS}(t)$

Time

t_p

Fig 15. Peak Diode Recovery dv/dt Test Circuit & Waveforms



TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACE ^{Ex} ™	FAST [®]	OPTOLOGIC™	SMART START™	VCX™
Bottomless™	FAST ^r ™	OPTOPLANAR™	STAR*POWER™	
CoolFET™	FRFET™	PACMAN™	Stealth™	
CROSSVOLT™	GlobalOptoisolator™	POP™	SuperSOT™-3	
DenseTrench™	GTO™	Power247™	SuperSOT™-6	
DOME™	HiSeC™	PowerTrench [®]	SuperSOT™-8	
EcoSPARK™	ISOPLANAR™	QFET™	SyncFET™	
E ² CMOS™	LittleFET™	QS™	TinyLogic™	
EnSigna™	MicroFET™	QT Optoelectronics™	TruTranslation™	
FACT™	MicroPak™	Quiet Series™	UHC™	
FACT Quiet Series™	MICROWIRE™	SILENT SWITCHER [®]	UltraFET [®]	

STAR*POWER is used under license

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.