# FAIRCHILD

SEMICONDUCTOR

# **FST16245 16-Bit Bus Switch**

### **General Description**

The Fairchild Switch FST16245 provides 16-bits of highspeed CMOS TTL-compatible bus switching. The low On Resistance of the switch allows inputs to be connected to outputs without adding propagation delay or generating additional ground bounce noise.

The device is organized as a 16-bit switch. There are two 8-bit switches with separate output enable inputs. When OE is LOW, the switch is ON and Port a is connected to Port B. When  $\overline{OE}$  is HIGH, the switch is OFF and a high impedance state exists between the A and B Ports.

### **Features**

 $\blacksquare$  4 $\Omega$  switch connection between two ports.

April 2001

Revised June 2005


- Minimal propagation delay through the switch.
- Low I<sub>CC</sub>.
- Zero bounce in flow-through mode.
- Control inputs compatible with TTL level.

## **Ordering Code:**

Order Number	Package Number	Package Description					
FST16245MTD MTD48 48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide							
Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.							

### **Connection Diagram**

	- 3-			
		$\bigcirc$		_
NC -	1		48	- OE1
<sup>1B</sup> 1 —	2		47	- 1A <sub>1</sub>
18 <sub>2</sub> _	3		46	-1A2
GND -	4		45	- GND
1B3 —	5		44	-1A3
184	6		43	- 1A4
V <sub>cc</sub> —	7		42	- V <sub>CC</sub>
18 <sub>5</sub>	8		41	- 1A5
18 <sub>6</sub> —	9		40	— 1 A <sub>6</sub>
GND —	10		39	- GND
<sup>18</sup> 7 —	11		38	— 1A <sub>7</sub>
<sup>18</sup> 8	12		37	— 1 A <sub>8</sub>
28 <sub>1</sub> —	13		36	— 2A <sub>1</sub>
<sup>28</sup> 2 —	14		35	-2A2
GND —	15		34	- GND
2B3	16		33	— 2A3
2B <sub>4</sub>	17		32	—2A4
V <sub>CC</sub> —	18		31	- v <sub>cc</sub>
2B <sub>5</sub>	19		30	- 2A5
28 <sub>6</sub> —	20		29	— 2A <sub>6</sub>
GND —	21		28	- GND
2B7	22		27	— 2 A <sub>7</sub>
28 <sub>8</sub> —	23		26	- 2A <sub>8</sub>
NC —	24		25	- 0E2



## **Pin Descriptions**

Pin Name	Description					
OEn	Output Enable Input (Active LOW)					
1A <sub>n</sub> , 2A <sub>n</sub> , 3A <sub>n</sub> , 4A <sub>n</sub>	Bus A					
1B <sub>n</sub> , 2B <sub>n</sub> , 3B <sub>n</sub> , 4B <sub>n</sub>	Bus B					
NC	No Internal Connection					

Inputs	Outputs			
OEx	A, B			
L	A Port = B Port			
Н	Z			
H = HIGH Voltage Level L = LOW Voltage Level Z = High Impedance				

© 2005 Fairchild Semiconductor Corporation DS500419 www.fairchildsemi.com

### Absolute Maximum Ratings(Note 1)

Supply Voltage (V <sub>CC</sub> )	-0.5V to +7.0V
DC Switch Voltage ( $V_S$ ) (Note 2)	-0.5V to +7.0V
DC Input Voltage (VIN) (Note 3)	-0.5V to +7.0V
DC Input Diode Current (I <sub>IK</sub> ) V <sub>IN</sub> < 0V	–50mA
DC Output Current (I <sub>OUT</sub> )	128mA
DC V <sub>CC</sub> /GND Current (I <sub>CC</sub> /I <sub>GND</sub> )	±100mA
Storage Temperature Range (T <sub>STG</sub> )	–65°C to +150 °C

# Recommended Operating Conditions (Note 4)

Power Supply Operating $(V_{CC})$	4.0V to 5.5V
Input Voltage (V <sub>IN</sub> )	0V to 5.5V
Output Voltage (V <sub>OUT</sub> )	0V to 5.5V
Input Rise and Fall Time $(t_r, t_f)$	
Switch Control Input	0 ns/V to 5 ns/V
Switch I/O	0 ns/V to DC
Free Air Operating Temperature (T <sub>A</sub> )	-40 °C to +85 °C

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2:  $\mathsf{V}_S$  is the voltage observed/applied at either the A or B Ports across the switch.

Note 3: The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

Note 4: Unused control inputs must be held HIGH or LOW. They may not float.

# **DC Electrical Characteristics**

		T <sub>A</sub> = −40°C to +85°C					
Symbol	Parameter	V <sub>cc</sub>	Min	Тур	Max	Units	Conditions
		(V)		(Note 5)			
V <sub>IK</sub>	Clamp Diode Voltage	4.5			-1.2	V	I <sub>IN</sub> = -18mA
V <sub>IH</sub>	HIGH Level Input Voltage	4.0-5.5	2.0			V	
V <sub>IL</sub>	LOW Level Input Voltage	4.0-5.5			0.8	V	
l <sub>l</sub>	Input Leakage Current	5.5			±1.0	μA	$0 \le V_{IN} \le 5.5 V$
		0			±10	μA	$V_{IN} = 5.5V$
I <sub>OZ</sub>	OFF-STATE Leakage Current	5.5			±1.0	μA	$0 \le A, B \le V_{CC}$
R <sub>ON</sub>	Switch On Resistance	4.5		4	7	Ω	$V_{IN} = 0V, I_{IN} = 64 \text{ mA}$
	(Note 6)	4.5		4	7	Ω	$V_{IN} = 0V, I_{IN} = 30 \text{ mA}$
		4.5		7	12	Ω	V <sub>IN</sub> = 2.4V, I <sub>IN</sub> = 15 mA
		4.0		11	20	Ω	$V_{IN} = 2.4V, I_{IN} = 15 \text{ mA}$
I <sub>CC</sub>	Quiescent Supply Current	5.5			3	μA	$V_{IN} = V_{CC}$ or GND, $I_{OUT} = 0$
$\Delta I_{CC}$	Increase in I <sub>CC</sub> per Input	5.5			2.5	mA	One Input at 3.4V
							Other Inputs at V <sub>CC</sub> or GND

Note 5: Typical values are at  $V_{CC}$  = 5.0V and  $T_A$  = +25  $^{o}C$ 

Note 6: Measured by the voltage drop between A and B pins at the indicated current through the switch. On Resistance is determined by the lower of the voltages on the two (A or B) pins.

# **AC Electrical Characteristics**

Symbol	Parameter	$T_A = -40 \text{ °C to } +85 \text{ °C},$ $C_L = 50 \text{pF}, \text{RU} = \text{RD} = 500 \Omega$				Units	Conditions	Figure
	Faiameter	$V_{CC}=4.5-5.5V$		$V_{CC} = 4.0V$		Onita	Conditions	Number
		Min	Max	Min	Max			
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation Delay Bus-to-Bus (Note 7)		0.25		0.25	ns	V <sub>I</sub> = OPEN	Figures 1, 2
t <sub>PZH</sub> , t <sub>PZL</sub>	Output Enable Time	1.0	5.6		6.1	ns	$V_I = 7V$ for $t_{PZL}$ $V_I = OPEN$ for $t_{PZH}$	Figures 1, 2
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Output Disable Time	1.0	5.5		5.9	ns	$V_I = 7V$ for $t_{PLZ}$ $V_I = OPEN$ for $t_{PHZ}$	Figures 1, 2


Note 7: This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On Resistance of the switch and the 50pF load capacitance, when driven by an ideal voltage source (zero output impedance).

### Capacitance (Note 8)

Symbol	mbol Parameter		Max	Units	Conditions
C <sub>IN</sub>	Control Pin Input Capacitance	3		pF	$V_{CC}=5.0V,\ V_{IN}=0V$
C <sub>I/O</sub>	Input/Output Capacitance "OFF State"	6		pF	$V_{CC}, \overline{OE} = 5.0V, V_{IN} = 0V$

Note 8:  $T_A = +25^{\circ}C$ , f = 1 MHz, Capacitance is characterized but not tested.


# **AC Loading and Waveforms**



Note: Input driven by  $50\Omega$  source terminated in  $50\Omega$ 


Note:  $C_L$  includes load and stray capacitance Note: Input PRR = 1.0 MHz,  $t_W$  = 500 ns





www.fairchildsemi.com

FST16245



### **Technology Description**

The Fairchild Switch family derives from and embodies Fairchild's proven switch technology used for several years in its 74LVX3L384(FST3384) bus switch product.

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

www.fairchildsemi.com