July 1997 Revised December 1999 FST16232 Synchronous 16-Bit to 32-Bit Multiplexer/Demultiplexer Bus Switch

FAIRCHILD

SEMICONDUCTOR

FST16232 Synchronous 16-Bit to 32-Bit Multiplexer/Demultiplexer Bus Switch

General Description

The Fairchild Switch FST16232 is a 16-bit to 32-bit highspeed CMOS TTL-compatible synchronous multiplexer/ demultiplexer bus switch. The low on resistance of the switch allows inputs to be connected to outputs without adding propagation delay or generating additional ground bounce noise.

The device allows two separate datapaths to be multiplexed onto, or demultiplexed from, a single path. Two control select pins (S_1 , S_0) are synchronous and clocked on the rising edge of CLK when $\overline{\text{CLKEN}}$ is LOW.


Features

- 4Ω switch connection between two ports.
- Minimal propagation delay through the switch.
- Low I_{CC}.
- Zero bounce in flow-through mode.
- Control inputs compatible with TTL level.

Ordering Code:

Order Number	Package Number	Package Description					
FST16232MEA	MS56A	56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300 Wide					
FST16232MTD MTD56 56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide							
Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code							

Logic Diagram



FST16232

Connection Diagram

1		-	I
1A —		56	— 1 B ₁
2B ₁ —	2	55	— 1 B ₂
28 ₂ —	3	54	— 2A
3A —	4	53	— 3В ₁
4B1 —	5	52	— 3В ₂
4B2 —	6	51	— 4 A
5A —	7	50	— 5 B ₁
6B1 —	8	49	— 58 ₂
6B ₂ —	9	48	— 6A
7A —	10	47	— 7В ₁
8B1 —	11	46	— 7В ₂
8B ₂ —	12	45	- 8A
GND —	13	44	- GND
v _{cc} –	14	43	– v _{cc}
9A —	15	42	— 9В ₁
10B ₁ —	16	41	— 9В ₂
108 ₂ —	17	40	- 10A
11A —	18	39	— 1 1 B ₁
12B ₁ —	19	38	— 1 1 B ₂
128 ₂ —	20	37	- 12A
13A —	21	36	— 1 3 B ₁
14B ₁ —	22	35	— 13B ₂
14B ₂ —	23	34	— 14A
15A —	24	33	— 15B ₁
16B ₁ —	25	32	— 15B ₂
168 ₂ —	26	31	- 16A
ськ —	27	30	— s _o
CLKEN -	28	29	— s ₁

Pin Descriptions

Pin Name	Description				
S ₁ , S ₀	Control Pins				
CLK	Clock Input				
CLKEN	Clock Enable Input				
1A, 2A	Bus A				
1B, 2B	Bus B				

Truth Table

		Inputs	Function			
S ₁	S ₀	CLK	CLKEN	Function		
Х	Х	Х	н	Last State		
L	L	Ŷ	L	Disconnect		
L	Н	Ŷ	L	$A = B_1$ and $A = B_2$		
н	L	\uparrow	L	$A = B_1$		
н	Н	↑	L	$A = B_2$		

Absolute Maximum Ratings(Note 1)

Supply Voltage (V _{CC})	-0.5V to +7.0V
DC Switch Voltage (V _S)	-0.5V to +7.0V
DC Input Voltage (VIN)(Note 2)	-0.5V to +7.0V
DC Input Diode Current (I_{IK}) V_{IN} <0V	–50mA
DC Output (I _{OUT}) Sink Current	128mA
DC V _{CC} /GND Current (I _{CC} /I _{GND})	+/- 100mA
Storage Temperature Range (T _{STG})	–65°C to +150 °C

Recommended Operating Conditions (Note 3)

Power Supply Operating (V _{CC)}	4.0V to 5.5V
Input Voltage (V _{IN})	0V to 5.5V
Output Voltage (V _{OUT})	0V to 5.5V
Input Rise and Fall Time (t_r, t_f)	
Switch Control Input	0nS/V to 5nS/V
Switch I/O	0nS/V to DC
Free Air Operating Temperature (T _A)	-40 °C to +85 °C

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

Note 3: Unused control inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	V _{CC}	$T_A = -40 \ ^\circ C \ to \ +85 \ ^\circ C$				
		(V)	Min	Typ (Note 4)	Max	Units	Conditions
V _{IK}	Clamp Diode Voltage	4.5			-1.2	V	$I_{IN} = -18 \text{mA}$
V _{IH}	HIGH Level Input Voltage	4.0-5.5	2.0			V	
V _{IL}	LOW Level Input Voltage	4.0-5.5			0.8	V	
l _l	Input Leakage Current	5.5			±1.0	μΑ	0≤ V _{IN} ≤5.5V
		0			10	μΑ	$V_{IN} = 5.5V$
I _{OFF}	OFF-STATE Leakage Current	5.5			±1.0	μΑ	0 ≤A, B ≤V _{CC}
R _{ON}	Switch On Resistance	4.5		4	7	Ω	$V_{IN} = 0V, I_{IN} = 64mA$
	(Note 5)	4.5		4	7	Ω	$V_{IN} = 0V, I_{IN} = 30mA$
		4.5		8	12	Ω	$V_{IN} = 2.4V, I_{IN} = 15mA$
		4.0		11	20	Ω	$V_{IN} = 2.4V, I_{IN} = 15mA$
Icc	Quiescent Supply Current	5.5			3	μΑ	$V_{IN} = V_{CC}$ or GND, $I_{OUT} = 0$
ΔI_{CC}	Increase in I _{CC} per Input	5.5			2.5	mA	One input at 3.4V
							Other inputs at V _{CC} or GND

Note 4: Typical values are at $V_{CC}=5.0V$ and $T_A=+25^\circ C$

Note 5: Measured by the voltage drop between A and B pins at the indicated current through the switch. On resistance is determined by the lower of the voltages on the two (A or B) pins.

FST16232

AC Electrical Characteristics

Symbol	Parameter	$T_A = -40$ °C to +85 °C, C _L = 50pF, RU = RD = 500 Ω				Units	Que ditiere	Figure
Symbol	Falameter	$V_{CC}=4.5-5.5V$		$V_{CC} = 4.0V$		Units	Conditions	No.
		Min	Max	Min	Max			
f _{MAX}	Maximum Clock Frequency	150		150		MHz	V _I = OPEN	Figure 1 Figure 2
t _{PHL} , t _{PLH}	Prop Delay Bus to Bus (Note 6)		0.25		0.25	ns	V _I = OPEN	Figure 1 Figure 2
t _{PHL} , t _{PLH}	Prop Delay CLK to B or A	2.0	6.3		6.0	ns	V _I = OPEN	Figure 1 Figure 2
t _{PZH} , t _{PZL}	Output Enable Time CLK to $A = B_1 = B_2$	1.7	8.5		9.0	ns	$V_I = 7V$ for t_{PZL} , $V_I = OPEN$ for t_{PZH}	Figure 1 Figure 2
	Output Enable Time CLK to A or B_1 or B_2	2.0	6.5		6.5	ns	$V_I = 7V$ for t_{PZL} , $V_I = OPEN$ for t_{PZH}	Figure 1 Figure 2
t _{PHZ} , t _{PLZ}	Output Disable Time CLK to A or B	1.0	8.5		9.0	ns	$V_I = 7V$ for t_{PLZ} , $V_I = OPEN$ for t_{PHZ}	Figure 1 Figure 2
t _S	Setup Time S ₁ , S ₀ before CLK \uparrow	2.5		2.8				Figure 1
	Setup Time CLKEN before CLK ↑	1.8		2.0		ns		Figure 2
t _H	Hold Time S ₁ , S ₀ after CLK \uparrow	1.0		1.0				Figure 1
	Hold Time CLKEN after CLK ↑	1.5		1.5		ns		Figure 2
t _W	Pulse Width	3.1		3.1		ns	Clock HIGH or LOW	Figure 1 Figure 2


Note 6: This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On resistance of the switch and the 50pF load capacitance, when driven by an ideal voltage source (zero output impedance).

Capacitance (Note 7)

Symbol	Parameter	Тур	Max	Units	Conditions
C _{IN}	Control pin Input Capacitance	4		pF	$V_{CC} = 5.0V$
C _{I/O}	Input/Output Capacitance	7		pF	$V_{CC} = 5.0V, S_0, S_1 = 0V$

Note 7: $T_A = +25^{\circ}C$, f = 1 MHz, Capacitance is characterized but not tested.


AC Loading and Waveforms




Note: Input driven by 50 Ω source terminated in 50 Ω Note: C_L includes load and stray capacitance


Note: Input PRR = 1.0 MHz, $t_W\!=500~\text{ns}$

FIGURE 1. AC Test Circuit



www.fairchildsemi.com





www.fairchildsemi.com