August 2005



# FMS6366 Selectable YPbPr HD/SD 4:2:2 Video Filter Driver with Y, C and Composite Outputs

# Features

- Pin-compatible version of the FMS6419 for 4:2:2 video
- Requires external delay compensation
- 6th order standard/high definition video filters
- YPbPr 4:2:2 filters (8/30MHz : 4/15MHz : 4/15MHz)
- YC standard definition filters (8MHz)
- Composite summer output
- DC-coupled inputs, AC-coupled outputs
- Outputs provide 6dB gain to 150Ω AC-coupled loads
- Dual multiplexed inputs
- 0.3% differential gain with 0.1° differential phase
- 5V only
- Lead free (Pb-free) packaging

# Applications

- Cable set-top boxes
- Satellite set-top boxes
- DVD players
- HDTV
- Personal Video Recorders (PVR)
- Video On Demand (VOD)

# **Block Diagram**



# Description

The FMS6366 Filter Driver offers comprehensive filtering for set top box or DVD applications. This part consists of triple 6th order filters with selectable cutoffs for SD or HD. The filters are in a 4:2:2 configuration such that Y1 switches between 8MHz (SD) and 30MHz (HD). The Pb and Pr channels switch between 4MHz (SD) and 15MHz (HD). The required delay compensation must be performed in the digital domain prior to filtering by the FMS6366.

An additional S-video path is provided for SD signals. The Y2 and C signals are both filtered at 8MHz. A composite summer is included to provide a composite output based on Y2 and C.

A 2:1 multiplexer is provided on each filter channel with separate select lines for the YPbPr and YC signals.

All inputs accept DC-coupled ground referenced  $1V_{pp}$  input signals. The filter outputs include +6dB of gain resulting in a  $2V_{pp}$  signal into an AC-coupled dual video load (75 $\Omega$ ).

# **DC Specifications**

 $(T_{C} = 25^{\circ}C, V_{i} = 1V_{PP}; V_{CC} = 5.0V, all inputs AC coupled with 0.1 \mu F, all outputs AC coupled with 220 \mu F into 150 \Omega$ , referenced to 400 kHz; unless otherwise noted)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
I <sub>CC</sub>	Supply Current <sup>1</sup>	V <sub>CC</sub> no load		125	150	mA
Vi	Input Voltage Max	Reference to ground		1.3		V
V <sub>il</sub>	Digital Input Low <sup>1</sup>	INA, HD, YC	0		0.8	V
V <sub>ih</sub>	Digital Input High <sup>1</sup>	INA, HD, YC	2.4		V <sub>CC</sub>	V
PSRR	PSRR (all channels)	DC		-40		dB

# **Standard Definition Electrical Specifications**

 $(T_C = 25^{\circ}C, V_i = 1V_{PP}; V_{CC} = 5.0V, HD/N_SD = 0, R_{SOURCE} = 37.5\Omega$ , all inputs AC coupled with  $0.1\mu$ F, all outputs AC coupled with  $220\mu$ F into  $150\Omega$ , referenced to 400kHz; unless otherwise noted)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
AV <sub>SD</sub>	SD Gain <sup>1</sup>	All channels	5.4	6.0	6.6	dB
f <sub>1dBSD4</sub>	-1dB Bandwidth for SD <sup>1</sup>	Y1, Y2, C	4.0	7.4		MHz
f <sub>1dBSD2</sub>		Pb, Pr	2.0	3.9		MHz
f <sub>CSD4</sub>	-3dB Bandwidth for SD	Y1, Y2, C		8.5		MHz
f <sub>CSD2</sub>		Pb, Pr		4.5		MHz
f <sub>SBSD</sub>	Attenuation: SD (stopband reject) <sup>1</sup>	All channels at f = 27MHz	37	55		dB
dG	Differential Gain	All channels		0.3		%
dφ	Differential Phase	All channels		0.1		0
THD	Output Distortion (all channels)	V <sub>OUT</sub> = 1.8V <sub>pp</sub> at 1MHz		0.15		%
X <sub>TALKYPbPr</sub>	Crosstalk (channel-to-channel)	V <sub>OUT</sub> = 1.8V <sub>pp</sub> at 1MHz, YPbPr		-70		dB
X <sub>TALKYCCV</sub>	Crosstalk (channel-to-channel)	V <sub>OUT</sub> = 1.8V <sub>pp</sub> at 1MHz, YCCV		-62		dB
IN <sub>MUXISO</sub>	IN <sub>MUX</sub> Isolation	$V_{IN} = 1V_{pp}$ at 1MHz		-70		dB
SNR	Signal-to-Noise Ratio	All channels, NTC-7 weighting 4.2MHz lowpass, 100kHz highpass		70		dB
t <sub>pdSD4</sub>	Input to Output Prop Delay for SD	Y1, Y2, C, CV In to Out at 400kHz		75		ns
t <sub>pdSD2</sub>		Pb, Pr In to Out at 400kHz		135		ns
t <sub>42SDYPbPr</sub>	4:2:2 Filter delay (compensate in the digital domain)	Y1 to Pb/Pr delay		60		ns
t <sub>CLDCV</sub>	Chroma-Luma delay CV <sub>OUT</sub> <sup>1</sup>	f = 3.58MHz	-35	-4	35	ns
t <sub>CLGCV</sub>	Chroma-Luma gain CV <sub>OUT</sub> <sup>1</sup>	f = 3.58MHz	95	100	105	%

# **High Definition Electrical Specifications**

 $(T_C = 25^{\circ}C, V_i = 1V_{pp}; V_{CC} = 5.0V, HD/N_SD = 1, R_{SOURCE} = 37.5\Omega$ , all inputs AC coupled with  $0.1\mu$ F, all outputs AC coupled with  $220\mu$ F into  $150\Omega$ , referenced to 400kHz; unless otherwise noted)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
AV <sub>HD</sub>	HD Gain <sup>1</sup>	Y1, Pb, Pr in HD Mode	5.4	6.0	6.6	dB
f <sub>1dBHD4</sub>	-1dB Bandwidth for HD <sup>1</sup>	Y1	20	27		MHz
f <sub>1dBHD2</sub>		Pb, Pr	10	14.2		MHz
f <sub>CHD4</sub>	-3dB Bandwidth for HD	Y1		31.5		MHz
f <sub>CHD2</sub>		Pb, Pr		16		MHz
f <sub>SBHD</sub>	Attenuation: HD (stopband reject) <sup>1</sup>	All Channels at f = 74.25MHz	35	40		dB
t <sub>pdHD4</sub>	Prop Delay for HD	Y1 delay In to Out at 400kHz		25		ns
t <sub>pdHD2</sub>		Pb, Pr delay In to Out at 400kHz		40		ns

# **High Definition Electrical Specifications (Continued)**

 $(T_{C} = 25^{\circ}C, V_{i} = 1V_{pp}; V_{CC} = 5.0V, HD/N_SD = 1, R_{SOURCE} = 37.5\Omega$ , all inputs AC coupled with  $0.1\mu$ F, all outputs AC coupled with  $220\mu$ F into  $150\Omega$ , referenced to 400kHz; unless otherwise noted)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t <sub>42HDYPbPr</sub>	4:2:2 Filter delay (compensate in the digital domain)	Y1 to Pb/Pr delay		15		ns

Note:

1. 100% tested at 25°C

### Absolute Maximum Ratings (beyond which the device may be damaged)

Parameter	Min	Max	Units
DC Supply Voltage	-0.3	6	V
Analog and Digital I/O	-0.3	V <sub>CC</sub> + 0.3	V
Output Current Any One Channel, Do Not Exceed		50	mA

# **Reliability Information**

Parameter	Min	Тур	Max	Units
Junction Temperature			150	°C
Storage Temperature Range	-65		150	°C
Lead Temperature (Soldering, 10s)			300	°C
Thermal Resistance ( $\Theta_{JA}$ ), JEDEC Standard Multi-layer Test Boards, Still Air		47		°C/W

# **Recommended Operating Conditions**

Parameter	Min	Тур	Мах	Units
Operating Temperature Range	0		70	°C
V <sub>CC</sub> Range	4.75	5.0	5.25	V

# Pin Configuration



Pin			
#	Pin	Туре	Description
1	A_NB	INPUT	Logic input selects between channel <a> or <b>. (1): A input, (0): B input</b></a>
2	Pr <sub>INA</sub>	INPUT	Pr input, channel A
3	Pr <sub>INB</sub>	INPUT	Pr input, channel B
4	Y1 <sub>INA</sub>	INPUT	Y1 (Luminance) input, channel A. Must include sync.
5	Y1 <sub>INB</sub>	INPUT	Y1 (Luminance) input, channel B. Must include sync.
6	Pb <sub>INA</sub>	INPUT	Pb input, channel A
7	Pb <sub>INB</sub>	INPUT	Pb input, channel B
8	YC/N_AUX	INPUT	Logic input selects between YC and AUX. (1): YC input, (0): AUX input
9	NC		No Connect, leave floating
10	NC		No Connect, leave floating
11	V <sub>SS</sub>	INPUT	Must be tied to ground, do not float
12	AUX <sub>IN</sub>	INPUT	Composite video input
13	C <sub>IN</sub>	INPUT	Chrominance input
14	Y2 <sub>IN</sub>	INPUT	Y2 (Luminance) input. Must include sync.
15	NC		No Connect, leave floating
16	V <sub>SS</sub>	INPUT	Must be tied to ground, do not float
17	NC		No Connect, leave floating
18	CV <sub>OUT</sub>	OUTPUT	Filtered composite video output
19	C <sub>OUT</sub>	OUTPUT	Filtered chrominance output
20	V <sub>CC</sub>	INPUT	+5V supply, do not float
21	Y2 <sub>OUT</sub>	OUTPUT	Y2 output
22	Pb <sub>OUT</sub>	OUTPUT	Pb output
23	Y1 <sub>OUT</sub>	OUTPUT	Y1 output
24	Pr <sub>OUT</sub>	OUTPUT	Pr output
25	V <sub>SS</sub>	INPUT	Must be tied to ground, do not float
26	V <sub>CC</sub>	INPUT	+5V supply, do not float
27	V <sub>SS</sub>	INPUT	Must be tied to ground, do not float
28	HD/N_SD	INPUT	Logic input selects between HD and SD mode. (1): HD, (0): SD

# FMS6366 Selectable YPbPr HD/SD 4:2:2 Video Filter Driver with Y, C and Composite Outputs

# **Standard Definition Typical Performance Characteristics**

 $(T_C = 25^{\circ}C, V_i = 1V_{PP}; V_{CC} = 5.0V, HD/N_SD = 0, R_{SOURCE} = 37.5\Omega$ , all inputs AC coupled with  $0.1\mu$ F, all outputs AC coupled with  $220\mu$ F into  $150\Omega$ , referenced to 400kHz; unless otherwise noted)



Figure 1. Frequency Response Pb, Pr

Figure 3. Group Delay vs. Freq. Pb, Pr



Figure 5. Noise vs. Frequency Pb, Pr



Figure 2. Frequency Response Y1, Y2, C, CV



Figure 4. Group Delay vs. Freq. Y1, Y2, C, CV



Figure 6. Noise vs. Frequency Y1, Y2, C, CV



## **Standard Definition Typical Performance Characteristics**

 $(T_C = 25^{\circ}C, V_i = 1V_{PP}; V_{CC} = 5.0V, HD/N_SD = 0, R_{SOURCE} = 37.5\Omega$ , all inputs AC coupled with  $0.1\mu$ F, all outputs AC coupled with  $220\mu$ F into  $150\Omega$ , referenced to 400kHz; unless otherwise noted)



Figure 9. Differential Gain Y1, Y2, C, CV



Figure 11. Chroma - Luma Gain vs. Chroma - Luma Delay



### Figure 8. Differential Phase Pb, Pr



### Figure 10. Differential Phase Y1, Y2, C, CV



# **High Definition Typical Performance Characteristics**

 $(T_C = 25^{\circ}C, V_i = 1V_{pp}; V_{CC} = 5.0V, HD/N_SD = 1, R_{SOURCE} = 37.5\Omega$ , all inputs AC coupled with  $0.1\mu$ F, all outputs AC coupled with  $220\mu$ F into  $150\Omega$ , referenced to 400kHz; unless otherwise noted)



Figure 14. Group Delay vs. Freq. Pb, Pr



Figure 13. Frequency Response Y1, Y2, C, CV







# **General Description**

The FMS6366 offers comprehensive filtering for set top box or DVD applications. This part consists of triple 4:2:2 6th order filters with selectable 30/15MHz or 8/4MHz frequencies for YPbPr and a dual 8MHz filter for YC with a composite summer. Two-to-one multiplexers are provided on the triple filters as well as provisions for auxiliary input to the composite channel. The triple filters are intended for YPbPr signals. All channels accept DC coupled ground-referenced  $1V_{pp}$  signals. The filters output  $2V_{pp}$  signals into AC coupled terminated loads.

The FMS6366 is a next generation filter solution from Fairchild Semiconductor addressing the expanding filtering needs for set top boxes, and DVD players. The product provides selectable 4:2:2 HD/SD filtering on the YPbPr channels. Thus, the FMS6366 addresses the requirement for a single set top box to be compatible with a variety of resolution standards. Additionally, the product provides additional filters for Y, C, and Composite Video (CV) outputs. Multiplexers on the YPbPr and CV channels provide further flexibility.

For DVD applications, the product provides filtering and output drive amplification for 6 channels of outputs. These include Y1, Pb, Pr, Y2, C, and CV outputs.

For Set top boxes, this product provides two channels of filtered video with the flexibility of selectable high order filtering for multiple resolution standards. Additional flexibility is provided by the Y (Luma) and C (Chroma) filters with a composite summer.

All channels provide 6dB gain, accept 1V ground referenced inputs, and drive AC coupled loads.

# **Functional Description**

### **DC Levels**

At any given time, the input signal's DC levels must be between 0.0V and 1.3V to utilize the optimal headroom and to avoid clipping at the outputs. The Y channels accept  $1V_{pp}$  signals with the sync tip at ground. The Pb, Pr and C channels should be centered around 0.5V. This will ensure that the filter will utilize the optimal headroom and avoid clipping.

### **DC-Coupled Output Applications**

The 220uF capacitor coupled with the 150 $\Omega$  termination forms a high pass filter that blocks the DC while passing the video frequencies and avoiding tilt. Lower values such as 10uF cause unacceptable tilt in the output signal. By AC coupling, the average DC level is zero. Thus, the output voltages of all channels will be centered around zero.

DC coupling the output of the FMS6366 is allowable, but not recommended. There are several trade-offs: The average DC level on the outputs will be 2V. Each output will dissipate an additional 40mW nominally. The application will need to accommodate a 1V DC offset sync tip. Also, it is recommended to limit one 150 $\Omega$  load per output.

The FMS6366 is specified to operate with output currents typically less than 50mA, more than sufficient for a dual (75 $\Omega$ ) video load. Internal amplifiers are current limited to a maximum of 100mA and should withstand brief duration short circuit conditions, however this capability is not guaranteed.

### **Driving Digital Pins**

The FMS6366 digital inputs are compatible with most 3.3V and 5V logic. Verify that the V<sub>ih</sub> and V<sub>il</sub> are within the specified limits.

# Applications

A typical application for the FMS6366 is shown in Figure 16.



### Figure 16. Typical Application Diagram

### **Digital Delay Compensation**



# Figure 17. Digital Delay Compensation for anti-alias 4:2:2 filters

8

The Chroma filters are one half the bandwidth of the Luminance filter therefore the propagation delay time through the Chroma filter is longer than the Luminance filter. In the Standard Definition (SD) case, the Chroma filter propagation delay is typically 60 nanoseconds longer than the Luminance filter. This is three clock cycles at 54MHz so it is easily corrected by adding digital delay as shown in Figure 18 and illustrated as a shift register in Figure 17. In the High Definition (HD) setting the Chroma filter propagation delay is typically 15ns longer than the Luminance filter. This is one clock cycle at 74.25MHz so it is also easily corrected by adding digital delay to the luminance path.



# Figure 18. Digital Delay Compensation for 4:2:2 reconstruction filters



# **Ordering Information**

Model	Part Number	Lead Free	Package	Container	Pack Qty
FMS6366	FMS6366MSA28	Yes	SSOP-28	Rail	47
FMS6366	FMS6366MSA28X	Yes	SSOP-28	Reel	2000

Temperature range for all parts: 0°C to 70°C.

FMS6366
Selectable
YPbPr H
HD/SD 4
:2:2 Vide
o Filter
Driver w
/ith Y, C
and Cor
nposite
Outputs

TRADEMARKS							
The following are re not intended to be a	gistered and n exhaustive	unregistered list of all such	trademarks F n trademarks.	airchild Sem	iconductor owns or is autho	rized to use and is	
ACEx TMFAST®ActiveArray TMFASTrTMBottomless TMFPS TMCoolFET TMFRFET TMCROSSVOLTTMGlobalOptoisolator TMDOME TMGTO TMEcoSPARK TMHiSeC TME²CMOS TM $i²C$ TMFACT TMImpliedDisconnect TMFACT Quiet Series TMAcross the board. Around the world. TM		IntelliMAX <sup>™</sup> ISOPLANAR <sup>™</sup> LittleFET <sup>™</sup> MICROCOUPLER <sup>™</sup> MicroFET <sup>™</sup> MicroPak <sup>™</sup> MICROWIRE <sup>™</sup> MSX <sup>™</sup> MSX <sup>™</sup> MSXPro <sup>™</sup> OCXPro <sup>™</sup> OCXPro <sup>™</sup>		$\begin{array}{l} POP^{TM} \\ Power247^{TM} \\ PowerEdge^{TM} \\ PowerSaver^{TM} \\ PowerSaver^{TM} \\ PowerTrench^{\mathfrak{B}} \\ QFET^{\mathfrak{B}} \\ QFET^{\mathfrak{B}} \\ QS^{TM} \\ QT \ Optoelectronics^{TM} \\ Quiet Series^{TM} \\ RapidConfigure^{TM} \\ RapidConnect^{TM} \\ pSerDes^{TM} \end{array}$	SPM <sup>™</sup> Stealth <sup>™</sup> SuperFET <sup>™</sup> SuperSOT <sup>™</sup> -3 SuperSOT <sup>™</sup> -6 SuperSOT <sup>™</sup> -6 SuperSOT <sup>™</sup> -8 SyncFET <sup>™</sup> TinyLogic <sup>®</sup> TINYOPTO <sup>™</sup> TruTranslation <sup>™</sup> UHC <sup>™</sup> UltraFET <sup>®</sup>		
The Power France	chise®		OPTOPLA	NAR™	SILENT SWITCHER®	UniFET™	
Programmable A	ctive Droop	IM	FACINIAN				
FAIRCHILD SEMICO PRODUCTS HEREIN ARISING OUT OF TH CONVEY ANY LICEN LIFE SUPPORT POI FAIRCHILD'S PROE DEVICES OR SYSTE As used herein: 1. Life support devic systems which, (a) a the body, or (b) sup failure to perform w with instructions for reasonably expected user. PRODUCT STATUS	NDUCTOR RE I TO IMPROVE EAPPLICATIC ISE UNDER IT LICY DUCTS ARE N MS WITHOUT ces or system are intended for port or sustai hen properly use provided d to result in s DEFINITIONS	SERVES THE RELIABILITY NOR USE OF S PATENT RIC NOT AUTHOR THE EXPRES or surgical imp n life, or (c) v used in acco in the labelin significant inju	RIGHT TO M FUNCTION ANY PRODU HTS, NOR T RIZED FOR U SWRITTEN S OR Dant into whose rdance g, can be iry to the	AKE CHANGE OR DESIGN. F ICT OR CIRCU HE RIGHTS C JSE AS CRIT APPROVAL O 2. A critica support de be reason support de effectiven	ES WITHOUT FURTHER NOT FAIRCHILD DOES NOT ASSU JIT DESCRIBED HEREIN; NE OF OTHERS.	TICE TO ANY JME ANY LIABILITY ITHER DOES IT FE SUPPORT TOR CORPORATION. Tor corporation. tent of a life to perform can failure of the life t its safety or	
Definition of Term	ification	Product	Status		Definition		
Advance Informati	on	Formativ In Design	e or	This data product d any manr	sheet contains the design s levelopment. Specifications her without notice.	specifications for may change in	
Preliminary	Preliminary First Production This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.					data, and at a later date. right to make n order to improve	
No Identification N	leeded	Full Prod	luction	This data Semicono any time	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes a any time without notice in order to improve design.		
Obsolete		Not In Pr	oduction	This data that has I The data	sheet contains specificatior been discontinued by Fairch sheet is printed for reference	is on a product ild semiconductor. e information only.	

Rev. 115