

FIN1531 5V LVDS 4-Bit High Speed Differential Driver

General Description

This quad driver is designed for high speed interconnects utilizing Low Voltage Differential Signaling (LVDS) technology. The driver translates 5V TTL/CMOS signal levels to LVDS levels with a typical differential output swing of 350 mV which provides low EMI at ultra low power dissipation even at high frequencies. This device is ideal for high speed transfer of clock and data.

The FIN1531 can be paired with its companion receiver, the FIN1532, or with any other Fairchild LVDS receiver.

Features

- Greater than 400Mbps data rate
- 5V power supply operation
- 400ps max differential pulse skew
- 2.0ns maximum propagation delay
- Low power dissipation
- Power-Off protection
- Meets or exceeds the TIA/EIA-644 LVDS standard
- Pin compatible with equivalent RS-422 and PECL devices
- 16-Lead SOIC and TSSOP packages save space

Ordering Code:

Order Number	Package Number	Package Description
FIN1531M	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
FIN1531MTC	MTC16	16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.


Function Table

Input			Outputs	
EN	$\overline{\text{EN}}$	D _{IN}	D _{OUT+}	D _{OUT-}
H	X	H	H	L
H	X	L	L	H
H	X	OPEN	L	H
X	L	H	H	L
X	L	L	L	H
X	L	OPEN	L	H
L	H	X	Z	Z

H = HIGH Logic Level
X = Don't Care

L = LOW Logic Level
Z = High Impedance

Connection Diagram



Pin Descriptions

Pin Name	Description
D _{IN1} , D _{IN2} , D _{IN3} , D _{IN4}	5V TTL/CMOS Data Input
D _{OUT1+} , D _{OUT2+} , D _{OUT3+} , D _{OUT4+}	Non-inverting LVDS Output
D _{OUT1-} , D _{OUT2-} , D _{OUT3-} , D _{OUT4-}	Inverting LVDS Output
EN	Driver Enable Pin
$\overline{\text{EN}}$	Inverting Driver Enable Pin
V _{CC}	Power Supply
GND	Ground

FIN1531 5V LVDS 4-Bit High Speed Differential Driver

Absolute Maximum Ratings(Note 1)

Supply Voltage (V_{CC})	−0.5V to +6V
DC Input Voltage (V_{IN})	−0.5V to +6V
DC Output Voltage (V_{OUT})	−0.5V to +6V
Driver Short Circuit Current (I_{OSD})	Continuous
Storage Temperature Range (T_{STG})	−65°C to +150°C
Max Junction Temperature (T_J)	150°C
Lead Temperature (T_L) (Soldering, 10 seconds)	260°C
ESD (Human Body Model)	≥ 8000V
ESD (Machine Model)	≥ 400V

Recommended Operating Conditions

Supply Voltage (V_{CC})	4.5V to 5.5V
Input Voltage (V_{IN})	0 to V_{CC}
Operating Temperature (T_A)	−40°C to +85°C

Note 1: The "Absolute Maximum Ratings" are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature and output/input loading variables. Fairchild does not recommend operation of circuits outside databook specification.

DC Electrical Characteristics

Over supply voltage and operating temperature ranges, unless otherwise specified

Symbol	Parameter	Test Conditions	Min	Typ (Note 2)	Max	Units
V_{OD}	Output Differential Voltage	RL = 100Ω, driver enabled, See Figure 1	250	350	450	mV
ΔV_{OD}	V_{OD} Magnitude Change from Differential LOW-to-HIGH				25	mV
V_{OS}	Offset Voltage		1.125	1.25	1.375	V
ΔV_{OS}	Offset Magnitude Change from Differential LOW-to-HIGH				25	mV
I_{OFF}	Power Off Output Current	$V_{CC} = 0V$, $V_{OUT} = 5.5V$			50	μA
I_{OS}	Short Circuit Output Current	$V_{OUT} = 0V$, Driver Enabled			−6	mA
		$V_{OD} = 0V$, Driver Enabled			±6	
V_{IH}	Input HIGH Voltage		2.0		V_{CC}	V
V_{IL}	Input LOW Voltage		GND		0.8	V
I_{IN}	Input Current	$V_{IN} = 0V$ or V_{CC}			±20	μA
$I_{I(OFF)}$	Power-OFF Input Current	$V_{CC} = 0V$, $V_{IN} = 5.5V$			50	μA
I_{OZ}	Disabled Output Leakage Current	$EN = 0.8V$, $\overline{EN} = 2.0V$, $V_{OUT} = 0V$ or $7V$			±20	μA
V_{IK}	Input Clamp Voltage	$I_{IK} = -18$ mA	−1.5	−0.8		V
I_{CC}	Power Supply Current	No Load, $V_{IN} = 0V$ or V_{CC} , Driver Enabled		3.3	6	mA
		$R_L = 100\Omega$, Driver Disabled		3.4	6	
		$R_L = 100\Omega$, $V_{IN} = 0V$ or V_{CC} , Driver Enabled		18	26	
C_{IN}	Input Capacitance			7		pF
C_{OUT}	Output Capacitance			4.5		pF

Note 2: All typical values are at $T_A = 25^\circ\text{C}$ and with $V_{CC} = 5.0V$.

AC Electrical Characteristics

Over supply voltage and operating temperature ranges, unless otherwise specified

Symbol	Parameter	Test Conditions	Min	Typ (Note 3)	Max	Units
t_{PLHD}	Differential Propagation Delay LOW-to-HIGH	$R_L = 100\ \Omega$, $C_L = 10\ \text{pF}$, See Figure 2 and Figure 3 (Note 7)	0.5	1.4	2.0	ns
t_{PHLD}	Differential Propagation Delay HIGH-to-LOW		0.5	1.4	2.0	ns
t_{TLHD}	Differential Output Rise Time (20% to 80%)		0.6	0.8	1.2	ns
t_{THLD}	Differential Output Fall Time (80% to 20%)		0.6	0.8	1.2	ns
$t_{SK(P)}$	Pulse Skew $ t_{PLH} - t_{PHL} $				0.4	ns
$t_{SK(LH)}$, $t_{SK(HL)}$	Channel-to-Channel Skew (Note 4)				0.3	ns
$t_{SK(PP)}$	Part-to-Part Skew (Note 5)				1.0	ns
f_{MAX}	Maximum Frequency (Note 6)		200	250		ns
t_{ZHD}	LVTTTL Output Enable Time from Z to HIGH	$R_L = 100\ \Omega$, $C_L = 10\ \text{pF}$, See Figure 4 and Figure 5 (Note 7)			5.0	ns
t_{ZLD}	LVTTTL Output Enable Time from Z to LOW				5.0	ns
t_{HZD}	LVTTTL Output Disable Time from HIGH to Z				5.0	ns
t_{LZD}	LVTTTL Output Disable Time from LOW to Z				5.0	ns

Note 3: All typical values are at $T_A = 25^\circ\text{C}$ and with $V_{CC} = 5\text{V}$.

Note 4: $t_{SK(LH)}$, $t_{SK(HL)}$ is the skew between specified outputs of a single device when the outputs have identical loads and are switching in the same direction.

Note 5: $t_{SK(PP)}$ is the magnitude of the difference in propagation delay times between any specified terminals of two devices switching in the same direction (either LOW-to-HIGH or HIGH-to-LOW) when both devices operate with the same supply voltage, same temperature, and have identical test circuits.

Note 6: f_{MAX} Criteria: Input $t_R = t_F < 1\ \text{ns}$, 0V to 3V, 50% Duty Cycle; Output $V_{OD} > 250\ \text{mV}$, 45% to 55% Duty Cycle; all output channels switching in phase.

Note 7: Test Circuits in Figure 2 and Figure 4 are simplified representations of test fixture and DUT loading.





FIGURE 1. Differential Driver DC Test Circuit



Note A: Input pulses have frequency = 10 MHz, t_R or t_F = 1 ns

Note B: C_L includes all probe and jig capacitances

FIGURE 2. Differential Driver Propagation Delay and Transition Time Test Circuit





FIGURE 3. AC Waveforms



Note A: Input pulses have the following characteristics:
Frequency = 10 MHz, t_R or t_F = 1 ns

Note B: C_L includes probes and jig capacitance

FIGURE 4. Differential Driver Enable and Disable Test Circuit





FIGURE 5. Enable and Disable AC Waveforms

Physical Dimensions inches (millimeters) unless otherwise noted



**16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
Package Number M16A**

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
Package Number MTC16

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com