January 2002 Revised February 2002

# FIN1102 LVDS 2 Port High Speed Repeater

FAIRCHILD

SEMICONDUCTOR

## **FIN1102** LVDS 2 Port High Speed Repeater

### **General Description**

This 2 port repeater is designed for high speed interconnects utilizing Low Voltage Differential Signaling (LVDS) technology. The FIN1102 accepts and outputs LVDS levels with a typical differential output swing of 330 mV which provides low EMI at ultra low power dissipation even at high frequencies. The FIN1102 provides a  $V_{\text{BB}}$  reference for AC coupling on the inputs. In addition the FIN1102 can also directly accept LVPECL, HSTL, and SSTL-2 for translation to LVDS.

### **Features**

- Greater than 800 Mbps full differential path
- 3.3V power supply operation
- 3.5 ps maximum random jitter and 135 ps maximum deterministic jitter
- Wide rail-to-rail common mode range
- LVDS receiver inputs accept LVPECL, HSTL, and SSTL-2 directly
- Ultra low power consumption
- 20 ps typical channel-to-channel skew
- Power off protection
- > 7 kV HBM ESD Protection
- Meets or exceeds the TIA/EIA-644-A LVDS standard
- 14-lead TSSOP package saves space
- Open circuit fail safe protection
- V<sub>BB</sub> reference output

### **Ordering Code:**

Order Number	Package Number	Package Description
FIN1102MTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
Devices also available	in Tape and Reel. Specify	by appending suffix letter "X" to the ordering code.

### **Pin Descriptions**


Pin Name	Description
R <sub>IN1+</sub> , R <sub>IN2+</sub>	Non-inverting LVDS Input
R <sub>IN1-</sub> , R <sub>IN2-</sub>	Inverting LVDS Input
D <sub>OUT1+</sub> , D <sub>OUT2+</sub>	Non-inverting Driver Output
D <sub>OUT1-</sub> , D <sub>OUT2-</sub>	Inverting Driver Output
EN	Driver Enable Pin for All Output
V <sub>CC</sub>	Power Supply
GND	Ground
V <sub>BB</sub>	Reference Voltage Output

1	
C	Power Supply
ND	Ground
в	Reference Voltage Output


### **Function Table**

	Inputs			Outputs			
EN	D <sub>IN+</sub>	D <sub>IN-</sub>	D <sub>OUT+</sub>	D <sub>OUT-</sub>			
Н	Н	L	Н	L			
Н	L	Н	L	Н			
Н	Fail Sat	fe Case	Н	L			
L	Х	Х	Z	Z			

### **Connection Diagram**



### **Functional Diagram**



L = LOW Logic Level X = Don't Care

Z = High Impedance

www.fairchildsemi.com

### Absolute Maximum Ratings(Note 1)

Supply Voltage (V <sub>CC</sub> )	-0.5V to +4.6V
LVDS DC Input Voltage (V <sub>IN</sub> )	-0.5V to +4.6V
LVDS DC Output Voltage (V <sub>OUT</sub> )	-0.5V to +4.6V
Driver Short Circuit Current (I <sub>OSD</sub> )	Continuous 10 mA
Storage Temperature Range (T <sub>STG</sub> )	$-65^{\circ}C$ to $+150^{\circ}C$
Max Junction Temperature (T <sub>J</sub> )	150°C
Lead Temperature (T <sub>L</sub> )	
(Soldering, 10 seconds)	260°C
ESD (Human Body Model)	7000V
ESD (Machine Model)	300V

# Recommended Operating Conditions

Supply Voltage (V <sub>CC</sub> )	3.0V to 3.6V
Magnitude of Differential	
Voltage ( V <sub>ID</sub>  )	100 mV to $V_{CC}$
Common Mode Voltage	
Range (V <sub>IC</sub> )	$(0V +  V_{ID} /2)$ to $(V_{CC} -  V_{ID} /2)$
Operating Temperature (T <sub>A</sub> )	-40°C to +85°C

Note 1: The "Absolute Maximum Ratings": are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature and output/input loading variables. Fairchild does not recommend operation of circuits outside databook specification.

### **DC Electrical Characteristics**

Symbol	Parameter	Test Conditions		Min	Typ (Note 2)	Мах	Units
V <sub>TH</sub>	Differential Input Threshold HIGH	See Figure 1; $V_{IC}$ = +0.05V, +1.2V, or $V_{CC}$ -	- 0.05V			100	mV
V <sub>TL</sub>	Differential Input Threshold LOW	See Figure 1; $V_{IC}$ = +0.05V, +1.2V, or $V_{CC}$ -	- 0.05V	-100			mV
VIH	Input HIGH Voltage (EN)			2.0		V <sub>CC</sub>	V
VIL	Input LOW Voltage (EN)			GND		0.8	V
V <sub>OD</sub>	Output Differential Voltage			250	330	450	mV
$\Delta V_{OD}$	V <sub>OD</sub> Magnitude Change from Differential LOW-to-HIGH	$R_L = 100 \ \Omega$ , Driver Enabled,				25	mV
V <sub>OS</sub>	Offset Voltage	See Figure 2		1.125	1.23	1.375	V
ΔV <sub>OS</sub>	Offset Magnitude Change from Differential LOW-to-HIGH					25	mV
l <sub>os</sub>	Short Circuit Output Current	D <sub>OUT+</sub> = 0V and D <sub>OUT-</sub> = 0V, Driver Enabled			-3.4	-6	mA
		V <sub>OD</sub> = 0V, Driver Enabled			±3.4	±6	mA
I <sub>IN</sub>	Input Current (EN, D <sub>INx+</sub> , D <sub>INx-</sub> )	$V_{IN} = 0V$ to $V_{CC}$ , Other Input = $V_{CC}$ or $0V$ (for Differential Inputs)				±20	μΑ
I <sub>OFF</sub>	Power Off Input or Output Current	$V_{CC} = 0V$ , $V_{IN}$ or $V_{OUT} = 0V$ to 3.6V				±20	μA
I <sub>CCZ</sub>	Disabled Power Supply Current	Drivers Disabled			4	7	mA
I <sub>CC</sub>	Power Supply Current	Drivers Enabled, Any Valid Input Condition			16.7	23	mA
I <sub>OZ</sub>	Disabled Output Leakage Current	Driver Disabled, $D_{OUT+} = 0V$ to 3.6V or $D_{OUT-} = 0V$ to 3.6V				±20	μΑ
VIC	Common Mode Voltage Range	$ V_{ID}  = 100 \text{ mV to } V_{CC}$		$0V +  V_{ID} /2$		$V_{CC} - ( V_{ID} /2)$	V
C <sub>IN</sub>	Input Capacitance		ble Input S Input		2.5 2.1		pF
COUT	Output Capacitance	<u> </u>	-		2.8		pF
V <sub>BB</sub>	Output Reference Voltage	V <sub>CC</sub> = 3.3V, I <sub>BB</sub> = 0 to -275 μA		1.125	1.2	1.375	V

Note 2: All typical values are at  $T_A$  = 25°C and with  $V_{CC}$  = 3.3V.

Symbol	Parameter	Test Conditions	Min	Typ (Note 3)	Max	Units
t <sub>PLHD</sub>	Differential Output Propagation Delay LOW-to-HIGH	$R_L = 100 \ \Omega$ , $C_L = 5 \ pF$ , $ V_{ID}  = 200 \ mV$ to 450 mV,	0.75	1.1	1.75	ns
t <sub>PHLD</sub>	Differential Output Propagation Delay HIGH-to-LOW		0.75	1.1	1.75	ns
t <sub>TLHD</sub>	Differential Output Rise Time (20% to 80%)		0.29	0.4	0.58	ns
t <sub>THLD</sub>	Differential Output Fall Time (80% to 20%)	$V_{IC} =  V_{ID} /2 \text{ to } V_{CC} - ( V_{ID} /2),$	0.29	0.4	0.58	ns
t <sub>SK(P)</sub>	Pulse Skew  t <sub>PLH</sub> - t <sub>PHL</sub>	Duty Cycle = 50%,		0.02	0.2	ns
t <sub>SK(LH)</sub> , t <sub>SK(HL)</sub>	Channel-to-Channel Skew (Note 4)	See Figure 3 and Figure 4		0.02 0.02	0.15	ns
t <sub>SK(PP)</sub>	Part-to-Part Skew (Note 5)				0.5	ns
f <sub>MAX</sub>	Maximum Frequency (Note 6)(Note 7)		400	800		MHz
t <sub>PZHD</sub>	Differential Output Enable Time from Z to HIGH			2.3	5	ns
t <sub>PZLD</sub>	Differential Output Enable Time from Z to LOW	$R_L = 100 \ \Omega$ , $C_L = 5 \ pF$ ,		2.5	5	ns
t <sub>PHZD</sub>	Differential Output Disable Time from HIGH to Z	See Figure 5 and Figure 6		1.6	5	ns
t <sub>PLZD</sub>	Differential Output Disable Time from LOW to Z			1.9	5	ns
t <sub>DJ</sub>	LVDS Data Jitter, Deterministic	$ V_{ID}  = 300 \text{ mV}, \text{ PRBS} = 2^{23} \text{ - } 1,$ $V_{IC} = 1.2 \text{V} \text{ at } 800 \text{ Mbps}$		85	135	ps
t <sub>RJ</sub>	LVDS Clock Jitter, Random (RMS)	V <sub>ID</sub>   = 300 mV, V <sub>IC</sub> = 1.2V at 400 MHz		2.1	3.5	ps

Note 3: All typical values are at  $T_A = 25^{\circ}$ C and with  $V_{CC} = 3.3$ V,  $V_{ID} = 300$  mV,  $V_{IC} = 1.2$ V, unless otherwise specified. Note 4:  $t_{SK(LH)}$ ,  $t_{SK(HL)}$  is the skew between specified outputs of a single device when the outputs have identical loads and are switching in the same direction of th

tion. Note 5: t<sub>SK(PP)</sub> is the magnitude of the difference in differential propagation delay times between identical channels of two devices switching in the same direction (either Low-to-HIGH or HIGH-to-LOW) when both devices operate with the same supply voltage, same temperature, and have identical test circuits. Note 6: Passing criteria for maximum frequency is the output  $V_{OD}$  > 200 mV and the duty cycle is 45% to 55% with all channels switching.

Note 7: Output loading is transmission line environment only; CL is < 1 pF of stray test fixture capacitance.






FIGURE 1. Differential Receiver Voltage Definitions and Propagation and Transition Time Test Circuit






Note A: All LVDS input pulses have frequency = 10 MHz,  $t_R$  or  $t_{F} < = 0.5 \ \text{ns}$ 

Note B:  $\mathbf{C}_{\mathsf{L}}$  includes all probe and test fixture capacitances


FIGURE 3. Differential Driver Propagation Delay and Transition Time Test Circuit

www.fairchildsemi.com



www.fairchildsemi.com

4



www.fairchildsemi.com