

FGH40N6S2D

600V, SMPS II Series N-Channel IGBT with Anti-Parallel Stealth™ Diode

General Description

The FGH40N6S2D is a Low Gate Charge, Low Plateau Voltage SMPS II IGBT combining the fast switching speed of the SMPS IGBTs along with lower gate charge, plateau voltage and avalanche capability (UIS). These LGC devices shorten delay times, and reduce the power requirement of the gate drive. These devices are ideally suited for high voltage switched mode power supply applications where low conduction loss, fast switching times and UIS capability are essential. SMPS II LGC devices have been specially designed for:


- Power Factor Correction (PFC) circuits
- Full bridge topologies
- Half bridge topologies
- Push-Pull circuits
- Uninterruptible power supplies
- · Zero voltage and zero current switching circuits


IGBT (co-pack) formerly Developmental Type TA49340 Diode formerly Developmental Type TA49391

Features

- 100kHz Operation at 390V, 24A
- · 200kHZ Operation at 390V, 18A
- 600V Switching SOA Capability
- Typical Fall Time. 85ns at TJ = 125°C
- Low Gate Charge 35nC at V_{GE} = 15V
- Low Plateau Voltage6.5V Typical
- Low Conduction Loss

Package JEDEC STYLE TO-247 Symbol





Device Maximum Ratings T_C= 25°C unless otherwise noted

| Symbol | Parameter | Ratings | Units |
|-------------------|--|--------------|-------|
| BV _{CES} | Collector to Emitter Breakdown Voltage | 600 | V |
| I _{C25} | Collector Current Continuous, T _C = 25°C | 75 | Α |
| I _{C110} | Collector Current Continuous, T _C = 110°C | 35 | Α |
| I _{CM} | Collector Current Pulsed (Note 1) | 180 | Α |
| V_{GES} | Gate to Emitter Voltage Continuous | ±20 | V |
| V_{GEM} | Gate to Emitter Voltage Pulsed | ±30 | V |
| SSOA | Switching Safe Operating Area at T _J = 150°C, Figure 2 | 100A at 600V | |
| E _{AS} | Pulsed Avalanche Energy, I _{CE} = 30A, L = 1mH, V _{DD} = 50V | 260 | mJ |
| P _D | Power Dissipation Total T _C = 25°C | 290 | W |
| | Power Dissipation Derating T _C > 25°C | 2.33 | W/°C |
| TJ | Operating Junction Temperature Range | -55 to 150 | °C |
| T _{STG} | Storage Junction Temperature Range | -55 to 150 | °C |

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

^{1.} Pulse width limited by maximum junction temperature.

| Package Marking and Orderi | ing Information |
|----------------------------|-----------------|
|----------------------------|-----------------|

| Device Marking | Device | Package | Tape Width | Quantity |
|----------------|------------|---------|------------|----------|
| 40N6S2D | FGH40N6S2D | TO-247 | N/A | 30 |

Test Conditions

Min

Тур

200

195

14

18

68

85

115

380

375

30

39

_

260

85

105

450

600

35

48

Max

Units

Electrical Characteristics $T_J = 25^{\circ}C$ unless otherwise noted

Parameter

| BV _{CES} | Collector to Emitter Breakdown Voltage | $I_C = 250 \mu A, V_C$ | iE = 0 | 600 | - | - | V |
|----------------------|---|---|----------------------------------|-----|----------|----------|----------|
| I _{CES} | Collector to Emitter Leakage Current | V _{CE} = 600V | $T_J = 25^{\circ}C$ | - | - | 250 | μΑ |
| | | | $T_J = 125$ °C | - | - | 2.0 | m/ |
| I _{GES} | Gate to Emitter Leakage Current | $V_{GE} = \pm 20V$ | | - | - | ±250 | nA |
| On State | e Characteristics | | | | | | |
| V _{CE(SAT)} | Collector to Emitter Saturation Voltage | I _C = 20A, | $T_J = 25^{\circ}C$ | - | 1.9 | 2.7 | V |
| 02(0/) | | $V_{GE} = 15V$ | $T_J = 125$ °C | - | 1.7 | 2.0 | V |
| V _{EC} | Diode Forward Voltage | I _{EC} = 20A | • | - | 2.2 | 2.6 | V |
| $Q_{G(ON)}$ | Gate Charge | $I_C = 20A,$ $V_{CE} = 300V$ | $V_{GE} = 15V$ $V_{GE} = 20V$ | - | 35 45 | 42 55 | n(n(|
| - | c Characteristics | | | | | | |
| 1/ | Cata to Emitter Throughold Voltage | | | | | | |
| V _{GE(TH)} | Gate to Emitter Threshold Voltage | $I_C = 250\mu A$, $V_{CE} = V_{GE}$ | | 3.5 | 4.3 | 5.0 | V |
| V_{GEP} | Gate to Emitter Plateau Voltage | $I_C = 20A, V_{CE} = 300V$ | | - | 6.5 | 8.0 | V |
| witchii | ng Characteristics | | | | | | |
| SSOA | Switching SOA | $T_J = 150$ °C, $V_{GE} = 15$ V, $R_G = 3\Omega$ L = 100 μ H, $V_{CE} = 600$ V | | 100 | - | - | Α |
| t _{d(ON)I} | Current Turn-On Delay Time | IGBT and Diode at T _J = 25°C, | | - | 8.0 | - | ns |
| t _{rl} | Current Rise Time | $I_{CE} = 20A,$ $V_{CE} = 390V,$ $V_{GE} = 15V,$ $R_{G} = 3\Omega$ | | - | 10 | - | ns |
| t _{d(OFF)I} | Current Turn-Off Delay Time | | | - | 35 | - | ns |
| t _{fl} | Current Fall Time | | | - | 55 | - | ns |
| E _{ON1} | Turn-On Energy (Note 2) | $L = 200\mu H$ | | - | 115 | - | μJ |
| | 1 | → · · · · · · · · · · · · · · · · · · · | | | | | |

Thermal Characteristics

Turn-On Energy (Note 2)

Turn-Off Energy (Note 3)

Current Rise Time

Current Fall Time

Current Turn-On Delay Time

Current Turn-Off Delay Time

Turn-On Energy (Note 2)

Turn-On Energy (Note 2)

Turn-Off Energy (Note 3)

Diode Reverse Recovery Time

| $R_{\theta JC}$ | Thermal Resistance Junction-Case | IGBT | - | - | 0.43 | °C/W |
|-----------------|----------------------------------|-------|---|---|------|------|
| | | Diode | - | - | 1.25 | °C/W |

Test Circuit - Figure 26

Test Circuit - Figure 26

 $I_{EC} = 1A$, $dI_{EC}/dt = 200A/\mu s$

 $I_{EC} = 20A$, $dI_{EC}/dt = 200A/\mu s$

 $I_{CE} = 20A$,

 $V_{CE} = 390V$,

 $V_{GE} = 15V$

 $L = 200 \mu H$

 $R_G = 3\Omega$

IGBT and Diode at T_J = 125°C

NOTE:

 $\mathsf{E}_{\mathsf{ON2}}$

EOFF

t_{d(ON)I}

 t_{rl}

t_{d(OFF)I}

 t_{fl}

E_{ON1}

E_{ON2}

E_{OFF}

Symbol

Off State Characteristics

μJ

 μJ

ns

ns

ns

ns

 μJ

μJ

 μJ


ns

ns

^{2.} Values for two Turn-On loss conditions are shown for the convenience of the circuit designer. E_{ON1} is the turn-on loss of the IGBT only. E_{ON2} is the turn-on loss when a typical diode is used in the test circuit and the diode is at the same T_{J} as the IGBT. The diode type is specified in figure 26.

^{3.} Turn-Off Energy Loss (E_{OFF}) is defined as the integral of the instantaneous power loss starting at the trailing edge of the input pulse and ending at the point where the collector current equals zero ($I_{CF} = 0A$). All devices were tested per JEDEC Standard No. 24-1 Method for Measurement of Power Device Turn-Off Switching Loss. This test method produces the true total Turn-Off Energy Loss.

Typical Performance Curves $T_J = 25$ °C unless otherwise noted




125
T_J = 150°C, R_G = 3Ω, V_{GE} = 15V, L = 100μH

100
100
25
0
0
100
200
300
400
500
600
700
V_{CE}, COLLECTOR TO EMITTER VOLTAGE (V)

Figure 1. DC Collector Current vs Case Temperature

Figure 2. Minimum Switching Safe Operating Area







Figure 3. Operating Frequency vs Collector to Emitter Current

Figure 4. Short Circuit Withstand Time






Figure 5. Collector to Emitter On-State Voltage

Figure 6. Collector to Emitter On-State Voltage

©2002 Fairchild Semiconductor Corporation FGH40N6S2D RevA3

Typical Performance Curves T_J = 25°C unless otherwise noted





Figure 7. Turn-On Energy Loss vs Collector to Emitter Current



 $R_G = 3\Omega$, L = 200 μ H, $V_{CE} = 390V$

Figure 8. Turn-Off Energy Loss vs Collector to Emitter Current




Figure 9. Turn-On Delay Time vs Collector to Emitter Current




Figure 10. Turn-On Rise Time vs Collector to Emitter Current




Figure 11. Turn-Off Delay Time vs Collector to Emitter Current





Figure 12. Fall Time vs Collector to Emitter
Current

©2002 Fairchild Semiconductor Corporation FGH40N6S2D RevA3



Typical Performance Curves T_J = 25°C unless otherwise noted

Figure 13. Transfer Characteristic




Figure 14. Gate Charge




Figure 15. Total Switching Loss vs Case Temperature




Figure 16. Total Switching Loss vs Gate Resistance




Figure 17. Capacitance vs Collector to Emitter Voltage





Figure 18. Collector to Emitter On-State Voltage vs
Gate to Emitter Voltage






| 125°C t_p | 125

Figure 19. Diode Forward Current vs Forward Voltage Drop

Figure 20. Recovery Times vs Forward Current







Figure 21. Recovery Times vs Rate of Change of Current

Figure 22. Stored Charge vs Rate of Change of Current






Figure 23. Reverse Recovery Softness Factor vs Rate of Change of Current

Figure 24. Maximum Reverse Recovery Current vs Rate of Change of Current

©2002 Fairchild Semiconductor Corporation FGH40N6S2D RevA3

Typical Performance Curves $T_J = 25$ °C unless otherwise noted




Figure 25. IGBT Normalized Transient Thermal Impedance, Junction to Case

Test Circuit and Waveforms




Figure 26. Inductive Switching Test Circuit




Figure 27. Switching Test Waveforms

Handling Precautions for IGBTs

Insulated Gate Bipolar Transistors are susceptible to gate-insulation damage by the electrostatic discharge of energy through the devices. When handling these devices, care should be exercised to assure that the static charge built in the handler's body capacitance is not discharged through the device. With proper handling and application procedures, however, IGBTs are currently being extensively used in production by numerous equipment manufacturers in military, industrial and consumer applications, with virtually no damage problems due to electrostatic discharge. IGBTs can be handled safely if the following basic precautions are taken:

- Prior to assembly into a circuit, all leads should be kept shorted together either by the use of metal shorting springs or by the insertion into conductive material such as "ECCOSORBD™ LD26" or equivalent.
- When devices are removed by hand from their carriers, the hand being used should be grounded by any suitable means - for example, with a metallic wristband.
- 3. Tips of soldering irons should be grounded.
- 4. Devices should never be inserted into or removed from circuits with power on.
- Gate Voltage Rating Never exceed the gatevoltage rating of V_{GEM}. Exceeding the rated V_{GE} can result in permanent damage to the oxide layer in the gate region.
- 6. Gate Termination The gates of these devices are essentially capacitors. Circuits that leave the gate open-circuited or floating should be avoided. These conditions can result in turn-on of the device due to voltage buildup on the input capacitor due to leakage currents or pickup.
- 7. **Gate Protection** These devices do not have an internal monolithic Zener diode from gate to emitter. If gate protection is required an external Zener is recommended.

Operating Frequency Information

Operating frequency information for a typical device (Figure 3) is presented as a guide for estimating device performance for a specific application. Other typical frequency vs collector current (I_{CE}) plots are possible using the information shown for a typical unit in Figures 5, 6, 7, 8, 9 and 11. The operating frequency plot (Figure 3) of a typical device shows f_{MAX1} or f_{MAX2} ; whichever is smaller at each point. The information is based on measurements of a typical device and is bounded by the maximum rated junction temperature.

 f_{MAX1} is defined by $f_{MAX1}=0.05/(t_{d(OFF)I}+t_{d(ON)I}).$ Deadtime (the denominator) has been arbitrarily held to 10% of the on-state time for a 50% duty factor. Other definitions are possible. $t_{d(OFF)I}$ and $t_{d(ON)I}$ are defined in Figure 27. Device turn-off delay can establish an additional frequency limiting condition for an application other than $T_{JM}.\ t_{d(OFF)I}$ is important when controlling output ripple under a lightly loaded condition

 f_{MAX2} is defined by $f_{MAX2} = (P_D - P_C)/(E_{OFF} + E_{ON2})$. The allowable dissipation (P_D) is defined by $P_D = (T_{JM} - T_C)/R_{\theta JC}$. The sum of device switching and conduction losses must not exceed P_D . A 50% duty factor was used (Figure 3) and the conduction losses (P_C) are approximated by $P_C = (V_{CF} \times I_{CF})/2$.

 E_{ON2} and E_{OFF} are defined in the switching waveforms shown in Figure 27. E_{ON2} is the integral of the instantaneous power loss (I_{CE} x V_{CE}) during turnon and E_{OFF} is the integral of the instantaneous power loss (I_{CE} x V_{CE}) during turn-off. All tail losses are included in the calculation for E_{OFF} ; i.e., the collector current equals zero (I_{CE} = 0)

ECCOSORBD™ is a Trademark of Emerson and Cumming, Inc.

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

SMART START™ $ACEx^{TM}$ FASTr™ VCX^{TM} OPTOLOGIC® $\mathsf{FRFET}^\mathsf{TM}$ SPM™ Bottomless™ OPTOPLANAR™ CoolFET™ GlobalOptoisolator™ PACMANTM Stealth™ POP^{TM} CROSSVOLT™ GTO™ SuperSOT™-3 Power247™ DOME™ HiSeC™ SuperSOT™-6 I^2C^{TM} SuperSOT™-8 EcoSPARK™ PowerTrench ® SyncFET™ E²CMOSTM ISOPLANAR™ QFET™ OS^{TM} EnSigna™ LittleFET™ TinyLogic™ FACT™ TruTranslation™ MicroFET™ QT Optoelectronics™ UHC™ FACT Quiet Series™ MicroPak™ Quiet Series™

FACT Quiet Series MICROWIRE Quiet Series MICROWIRE BUILT SWITCHER UHC MICROWIRE SILENT SWITCHER UHC MICROWIRE BUILT SWITCHER UHC MICROWIRE BUILT SWITCHER BUILT BU

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

| Datasheet Identification | | Definition |
|--------------------------|---------------------------|---|
| Advance Information | Formative or In Design | This datasheet contains the design specifications for product development. Specifications may change in any manner without notice. |
| Preliminary | First Production | This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design. |
| No Identification Needed | Full Production | This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design. |
| Obsolete | Not In Production | This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only. |

Rev. H7