July 2003

# FDZ2553NZ

AIRCHILD

### Monolithic Common Drain N-Channel 2.5V Specified PowerTrench<sup>o</sup> BGA MOSFET

### **General Description**


Combining Fairchild's advanced 2.5V specified PowerTrench process with state-of-the-art BGA packaging, the FDZ2553N minimizes both PCB space and  $R_{DS(ON)}$ . This common drain BGA MOSFET embodies a breakthrough in packaging technology which enables the device to combine excellent thermal transfer characteristics, high current handling capability, ultra-low profile packaging, low gate charge, and low  $R_{DS(ON)}$ .

### **Applications**

- Battery management
- · Load switch
- Battery protection

### Features

- 9.6 A, 20 V.  $R_{DS(ON)} = 14 \text{ m}\Omega @ V_{GS} = 4.5 \text{ V}$  $R_{DS(ON)} = 20 \text{ m}\Omega @ V_{GS} = 2.5 \text{ V}$
- Occupies only 0.10 cm<sup>2</sup> of PCB area: 1/3 the area of SO-8.
- Ultra-thin package: less than 0.70 mm height when mounted to PCB.
- ESD protection diode (note 3)
- Outstanding thermal transfer characteristics: significantly better than SO-8.
- Ultra-low  $Q_g x R_{DS(ON)}$  figure-of-merit
- High power and current handling capability



## Absolute Maximum Ratings 🔒 🛲

Symbol	Parameter			Ratings	Units
V <sub>DSS</sub>	Drain-Source Voltage			20	V
V <sub>GSS</sub>	Gate-Source Voltage			±12	V
b	Drain Currer	nt – Continuous	(Note 1a)	9.6	A
		– Pulsed		20	
PD	Power Dissi	pation (Steady State)	(Note 1a)	2.1	W
T <sub>J</sub> , T <sub>STG</sub>	Operating of	nd Storage Junction Tempera	huna Damara	-55 to +150	
	1 0	5	ture Range	-55 10 +150	⊃°
Therma	al Charact	eristics			
Therma R <sub>0JA</sub>	al Charact	eristics sistance, Junction-to-Ambient	(Note 1a)	60	°C/W
	al Charact	eristics			
Therma R <sub>θJA</sub> R <sub>θJB</sub> R <sub>θJC</sub>	Al Charact Thermal Res Thermal Res Thermal Res	eristics sistance, Junction-to-Ambient sistance, Junction-to-Ball	(Note 1a) (Note 1) (Note 1)	60 6.3	
Therma <sub>Rөja</sub> <sub>Rөjb</sub> Rөjc <b>Packag</b>	Al Charact Thermal Res Thermal Res Thermal Res	eristics sistance, Junction-to-Ambient sistance, Junction-to-Ball sistance, Junction-to-Case g and Ordering Info	(Note 1a) (Note 1) (Note 1)	60 6.3	

© 2003 Fairchild Semiconductor Corporation

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Char	acteristics					
BV <sub>DSS</sub>	Drain–Source Breakdown Voltage	$V_{GS} = 0 V$ , $I_D = 250 \mu A$	20			V
$\Delta BV DSS \Delta TJ$	Breakdown Voltage Temperature Coefficient	ID = 250 $\mu$ A, Referenced to 25°C		12		mV/ºC
DSS	Zero Gate Voltage Drain Current	$V_{DS} = 16 \text{ V}, \qquad V_{GS} = 0 \text{ V}$			1	μA
GSS	Gate–Body Leakage	$V_{GS} = \pm 12 \text{ V}, \qquad V_{DS} = 0 \text{ V}$			±10	μΑ
On Char	acteristics (Note 2)					
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{CS}, \qquad I_D = 250 \ \mu A$	0.6	0.9	1.5	V
$\Delta V_{GS(th)} \Delta TJ$	Gate Threshold Voltage Temperature Coefficient	ID = 250 $\mu$ A, Referenced to 25°C		-0.3		mV/ºC
R <sub>DS(on)</sub>	Static Drain–Source On–Resistance	$ \begin{array}{l} V_{\rm GS} = 4.5 \ V, & l_{\rm D} = 9.6 \ A \\ V_{\rm GS} = 2.5 \ V, & l_{\rm D} = 7.9 \ A \\ V_{\rm GS} = 4.5 \ V, \ l_{\rm D} = 9.6 \ A, \ T_{\rm J} = 125^{\circ} C \end{array} $		12 16 16	14 20 24	mΩ
D(on)	On–State Drain Current	$V_{GS} = 4.5 V$ , $V_{DS} = 5 V$	10	20		Α
<b>g</b> <sub>FS</sub>	Forward Transconductance	$V_{DS} = 5 V$ , $I_D = 9.6 A$		45		S
Dynamic	Characteristics					
Ciss	Input Capacitance	$V_{DS} = 10 \text{ V}, \qquad V_{GS} = 0 \text{ V},$		1240		pF
Coss	Output Capacitance	f = 1.0 MHz		320		pF
Crss	Reverse Transfer Capacitance			170		pF
R <sub>G</sub>	Gate Resistance	$V_{GS} = 15 \text{ mV}, \text{ f} = 1.0 \text{ MHz}$		2.1		Ω
Switchin	g Characteristics (Note 2)					
t <sub>d(on)</sub>	Turn–On Delay Time	$V_{DD} = 10 \text{ V}, \qquad I_D = 1 \text{ A},$		10	20	ns
tr	Turn–On Rise Time	$V_{GS} = 4.5 \text{ V}, \qquad R_{GEN} = 6 \Omega$		14	26	ns
t <sub>d(off)</sub>	Turn–Off Delay Time			26	42	ns
t <sub>f</sub>	Turn–Off Fall Time			11	19	ns
Qg	Total Gate Charge	$V_{DS} = 10 \; V, \qquad I_D = 9.6 \; A,$		13	18	nC
Q <sub>gs</sub>	Gate–Source Charge	$V_{GS} = 5 V$		3		nC
Q <sub>gd</sub>	Gate–Drain Charge			3		nC
Drain-Se	ource Diode Characteristics	and Maximum Ratings				
ls	Maximum Continuous Drain–Source				1.7	Α
V <sub>SD</sub>	Drain–Source Diode Forward Voltage	$V_{GS} = 0 V$ , $I_S = 1.7 A$ (Note 2)		0.7	1.2	V
trr	Diode Reverse Recovery Time	$I_{F} = 9.6A$ ,		20		nS
Q <sub>rr</sub>	Diode Reverse Recovery Charge	$d_{iF}/d_{t} = 100 \text{ A}/\mu \text{s}$		6		nC

Notes:

1. R<sub>eJA</sub> is determined with the device mounted on a 1 in<sup>2</sup> 2 oz. copper pad on a 1.5 x 1.5 in. board of FR-4 material. The thermal resistance from the junction to the circuit board side of the solder ball, R<sub>aJB</sub>, is defined for reference. For R<sub>eJC</sub>, the thermal reference point for the case is defined as the top surface of the copper chip carrier. R<sub>eJC</sub> and R<sub>eJB</sub> are guaranteed by design while R<sub>aJA</sub> is determined by the user's board design.


(a).  $R_{BJA} = 60^{\circ}$ C/W when mounted on a 1in<sup>2</sup> pad of 2 oz copper, 1.5" x 1.5" x 0.062" thick PCB

(b).  $R_{\rm gJA}$  = 108°C/W when mounted on a minimum pad of 2 oz copper

2. Pulse Test: Pulse Width < 300µs, Duty Cycle < 2.0%


3. The diode connected between the gate and source serves only as protection against ESD. No gate overvoltage rating is implied.

# FDZ2553NZ




FDZ2553NZ

FDZ2553NZ Rev C (W)



FDZ2553NZ Rev C (W)



FDZ2553NZ

FDZ2553NZ Rev C (W)

### TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™	FACT™	ImpliedDisconnect™	PACMAN™	SPM™
ActiveArray™	FACT Quiet Series™	ISOPLANAR™	POP™	Stealth™
Bottomless™	FAST®	LittleFET™	Power247™	SuperSOT™-3
CoolFET™	FASTr™	MicroFET™	PowerTrench <sup>®</sup>	SuperSOT™-6
CROSSVOLT™	FRFET™	MicroPak™	<b>QFET</b> <sup>®</sup>	SuperSOT™-8
DOME™	GlobalOptoisolator™	MICROWIRE™	QS™	SyncFET™
EcoSPARK™	GTO™	MSX™	QT Optoelectronics™	TinyLogic®
E <sup>2</sup> CMOS <sup>™</sup>	HiSeC™	MSXPro™	Quiet Series™	TruTranslation™
EnSigna™	l²C™	OCX™	RapidConfigure™	UHC™
Across the board.	Around the world.™	OCXPro™	RapidConnect™	UltraFET <sup>®</sup>
The Power Franch	nise™	<b>OPTOLOGIC</b> <sup>®</sup>	SILENT SWITCHER <sup>®</sup>	VCX™
Programmable Ac	tive Droop™	OPTOPLANAR™	SMART START™	

### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### **PRODUCT STATUS DEFINITIONS**

**Definition of Terms** 

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.
	•	Rev. I3