January 2004

FAIRCHILD SEMICONDUCTOR

FDZ204P

P-Channel 2.5V Specified PowerTrench[®] BGA MOSFET

General Description


Combining Fairchild's advanced 2.5V specified PowerTrench process with state of the art BGA packaging, the FDZ204P minimizes both PCB space and $R_{DS(ON)}$. This BGA MOSFET embodies a breakthrough in packaging technology which enables the device to combine excellent thermal transfer characteristics, high current handling capability, ultralow profile packaging, low gate charge, and low $R_{DS(ON)}$.


Applications

- Battery management
- Load switch
- Battery protection

Features

- -4.5 A, -20 V. $R_{DS(ON)}$ = 45 m Ω @ V_{GS} = -4.5 V $R_{DS(ON)}$ = 75 m Ω @ V_{GS} = -2.5 V
- Occupies only 4 mm² of PCB area. Less than 40% of the area of a SSOT-6
- Ultra-thin package: less than 0.80 mm height when mounted to PCB
- Ultra-low Q_g x R_{DS(ON)} figure-of-merit.
- High power and current handling capability.





Absolute Maximum Ratings T_A=25°C unless otherwise noted

Symbol	Parameter		Ratings	Units
V _{DSS}	Drain-Source Voltage		-20	V
V _{GSS}	Gate-Source Voltage		±12	V
ID	Drain Current – Continuous	(Note 1a)	-4.5	A
	– Pulsed		-20	
PD	Power Dissipation (Steady State)	(Note 1a)	1.8	W
T _J , T _{STG}	Operating and Storage Junction Temperature Range		-55 to +150	°C

Thermal Characteristics

R _{0JA}	Thermal Resistance, Junction-to-Ambient	(Note 1a)	67	°C/W
R _{0JB}	Thermal Resistance, Junction-to-Ball	(Note 1)	11	°C/W
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	(Note 1)	1	°C/W

Package Marking and Ordering Information

Device Marking	Device	Reel Size	Tape width	Quantity
204P	FDZ204P	7"	8mm	3000 units

	ectrical Characteristics T _A = 25°C unless otherwise noted						
Symbol	Parameter	Test Conditions	Min	Тур	Max	Units	
Off Char	acteristics						
BV _{DSS}	Drain–Source Breakdown Voltage	$V_{GS} = 0 V, I_{D} = -250 \mu A$	-20			V	
<u>ΔBVdss</u> ΔTj	Breakdown Voltage Temperature Coefficient	I_D = –250 µA, Referenced to 25°C		-17		mV/°C	
I _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = -16 V$, $V_{GS} = 0 V$			-1	μΑ	
I _{GSSF}	Gate–Body Leakage, Forward	$V_{GS} = -12 V$, $V_{DS} = 0 V$			-100	nA	
I _{GSSR}	Gate–Body Leakage, Reverse	$V_{GS} = 12 V$, $V_{DS} = 0 V$			100	nA	
On Char	acteristics (Note 2)						
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = -250 \ \mu A$	-0.6	-0.9	-1.5	V	
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate Threshold Voltage Temperature Coefficient	I_D = –250 µA, Referenced to 25°C		3		mV/°C	
R _{DS(on)}	Static Drain–Source	$V_{GS} = -4.5 \text{ V}, I_D = -4.5 \text{ A}$		37	45	mΩ	
	On–Resistance	$V_{GS} = -2.5 V$, $I_D = -3.5 A$		57	75		
		$V_{GS} = -4.5 \text{ V}, \text{ I}_{D} = -4.5 \text{ A}, \text{T}_{J} = 125^{\circ}\text{C}$		50	65		
g _{FS}	Forward Transconductance	$V_{DS} = -5 V$, $I_{D} = -4.5 A$		15		S	
Dynamic	Characteristics				÷	÷	
Ciss	Input Capacitance	$V_{DS} = -10 \text{ V}, V_{GS} = 0 \text{ V},$		884		pF	
Coss	Output Capacitance	f = 1.0 MHz		258		pF	
C _{rss}	Reverse Transfer Capacitance			103		pF	
Switchin	g Characteristics (Note 2)						
t _{d(on)}	Turn–On Delay Time	$V_{DD} = -6 V$, $I_D = -1 A$,		12	22	ns	
tr	Turn–On Rise Time	V_{GS} = -4.5 V, R_{GEN} = 6 Ω		9	18	ns	
t _{d(off)}	Turn–Off Delay Time			36	58	ns	
t _f	Turn–Off Fall Time			24	38	ns	
Qg	Total Gate Charge	$V_{DS} = -10 V$, $I_D = -4.5 A$,		9	13	nC	
Q_{gs}	Gate–Source Charge	$V_{GS} = -4.5 V$		2		nC	
Q _{gd}	Gate–Drain Charge			3		nC	
Drain-S	ource Diode Characteristics	and Maximum Ratings					
ls	Maximum Continuous Drain-Sourc	e Diode Forward Current			-1.5	А	
V _{SD}	Drain–Source Diode Forward Voltage	$V_{GS} = 0 V$, $I_S = -1.5 A$ (Note 2)		-0.76	-1.2	V	
t _{rr}	Diode Reverse Recovery Time	I _F = -5.5 A,		25		nS	
Q _{rr}	Diode Reverse Recovery Charge	$d_{iF}/d_t = 100 \text{ A/}\mu\text{s}$		26		nC	

Notes:

R_{0JA} is determined with the device mounted on a 1 in² 2 oz. copper pad on a 1.5 x 1.5 in. board of FR-4 material. The thermal resistance from the junction to the circuit board side of the solder ball, R_{0JB}, is defined for reference. For R_{0JC}, the thermal reference point for the case is defined as the top surface of the copper chip carrier. R_{0JC} and R_{0JB} are guaranteed by design while R_{0JA} is determined by the user's board design.



 $Scale 1: 1 \mbox{ on letter size paper} \\ 2. 2. \qquad \mbox{Pulse Test: Pulse Width < } 300 \mu s, \mbox{Duty Cycle < } 2.0\%$

67 °C/W when mounted on a 1in² pad of 2 oz copper, 1.5" x 1.5" x 0.062" thick PCB


a)

b) 00000

155 °C/W when mounted on a minimum pad of 2 oz copper


FDZ204P Rev. D4 (W)

FDZ204P




FDZ204P

FDZ204P Rev. D4 (W)



FDZ204P



FDZ204P

FDZ204P Rev. D4 (W)

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACExTMFACT Quiet SeriesTMActiveArrayTMFAST®BottomlessTMFASTrTMCoolFETTMFPSTMCROSSVOLTTMFRFETTMDOMETMGlobalOptoisolatorTMEcoSPARKTMGTOTME²CMOSTMHiSeCTMEnSignaTM $PCTM$ FACTTMImpliedDisconnectTMAcross the board. Around the world.TMThe Power FranchiseTMProgrammable Active DroopTM	$ISOPLANAR^{TM}$ $LittleFET^{TM}$ $MICROCOUPLER^{TM}$ $MicroFET^{TM}$ $MicroPak^{TM}$ $MICROWIRE^{TM}$ MSX^{TM} $MSXPro^{TM}$ OCX^{TM} $OCXPro^{TM}$ $OCXPro^{TM}$ $OPTOLOGIC^{(B)}$ $OPTOPLANAR^{TM}$ $PACMAN^{TM}$	POP TM Power247 TM PowerTrench [®] QFET [®] QS TM QT Optoelectronics TM Quiet Series TM RapidConfigure TM RapidConnect TM SILENT SWITCHER [®] SMART START TM SPM TM Stealth TM	SuperFET TM SuperSOT TM -3 SuperSOT TM -6 SuperSOT TM -8 SyncFET TM TinyLogic [®] TINYOPTO TM TruTranslation TM UHC TM UltraFET [®] VCX TM
---	--	---	---

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Product Status	Definition
Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.
	Formative or In Design First Production Full Production