

## 30V N-Channel PowerTrench<sup>®</sup> MOSFET

## **General Description**


This N-Channel MOSFET has been designed specifically to improve the overall efficiency of DC/DC converters using either synchronous or conventional switching PWM controllers. It has been optimized for low gate charge, low  $R_{DS(ON)}$ , fast switching speed and extremely low  $R_{DS(ON)}$  in a small package.

## Applications

- DC/DC converter
- Motor drives

## Features

- 42 A, 30 V  $R_{DS(ON)} = 16 \text{ m}\Omega @ V_{GS} = 10 \text{ V}$  $R_{DS(ON)} = 22 \text{ m}\Omega @ V_{GS} = 4.5 \text{ V}$
- Low gate charge (22 nC typical)
- Fast switching
- High performance trench technology for extremely low  $R_{\text{DS}(\text{ON})}$



## Absolute Maximum Ratings TA=25°C unless otherwise noted


Symbol		Para	neter	F		Units		
V <sub>DSS</sub>	Drain-Source Voltage				30			V
V <sub>GSS</sub>	Gate-Source Voltage				±20			V
l <sub>D</sub>	Continuous	Continuous Drain Current @T <sub>C</sub> =25°C (Not			42			Α
			@T <sub>A</sub> =25°0	C (Note 1a)	-	10		
			Pulsed	(Note 1a)	-	100		
P <sub>D</sub> Power Dissipat		ipation	@T <sub>c</sub> =25°0	C (Note 3)	(Note 3)			W
			@T <sub>A</sub> =25°0	C (Note 1a)	-	3.8		
			@T <sub>A</sub> =25°0	C (Note 1b)	-	1.6		
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature Range				-55 to +175			°C
Therma	I Charact	teristics						
R <sub>0JC</sub>	Thermal Resistance, Junction-to-Case (Note 1)			3.0			°C/W	
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1a)			45			°C/W	
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1b)				96			°C/W
Packag	e Markin	g and Orc	dering I	nformation				
Device Marking		Device	, T	Package	Reel Size	Tape width	Qua	ntity
FDD6	030BL	FDD6030	BL C	D-PAK (TO-252)	13"	12mm	2500	) units
FDU6030BL FDU603		FDU6030	BL I	-PAK (TO-251)	Tube	N/A	-	75


©2001 Fairchild Semiconductor Corporation

July 2001

	Test Conditions	Min	Тур	Мах	Units
rce Avalanche Ratings (Note	e 2)				
Drain-Source Avalanche Energy	Single Pulse, $V_{DD} = 15 V$			130	mJ
Drain-Source Avalanche Current				10	Α
cteristics					
Drain–Source Breakdown Voltage	$V_{GS}=0~V, \qquad I_D=250~\mu A$	30			V
Breakdown Voltage Temperature Coefficient	$I_D$ = 250 µA,Referenced to 25°C		22		mV/°C
Zero Gate Voltage Drain Current	$V_{DS} = 24 \text{ V}, \qquad V_{GS} = 0 \text{ V}$			1	μA
Gate–Body Leakage, Forward	$V_{GS} = 20 \text{ V}, \qquad V_{DS} = 0 \text{ V}$			100	nA
Gate–Body Leakage, Reverse	$V_{GS} = -20 \text{ V}, \qquad V_{DS} = 0 \text{ V}$			-100	nA
cteristics (Note 2)					
Gate Threshold Voltage	$V_{DS} = V_{GS}, \qquad I_D = 250 \ \mu A$	1	1.6	3	V
Gate Threshold Voltage Femperature Coefficient	$I_D$ = 250 µA, Referenced to 25°C		-4		mV/°C
Static Drain–Source Dn–Resistance	$V_{GS} = 10 \text{ V}, \qquad I_D = 10 \text{ A}$ $V_{GS} = 4.5 \text{ V}, \qquad I_D = 8.4 \text{ A}$		12 17	16 22	mΩ
	$V_{GS} = 10 \text{ V},  I_D = 10 \text{ A},  \text{T}_J = 125^{\circ}\text{C}$		19	26	
Dn–State Drain Current		50			A
Forward Transconductance	$V_{DS} = 10 V, I_D = 10 A$		29		S
Characteristics					
nput Capacitance			1143		pF
Dutput Capacitance	/ /		249		pF
Reverse Transfer Capacitance			107		pF
Characteristics (Note 2)					
Furn–On Delay Time			6	12	ns
Furn–On Rise Time	$V_{DD} = 15 V$ , $I_D = 1 A$ ,		10	18	ns
Furn–Off Delay Time	$V_{GS} = 10 \text{ V}, \qquad R_{GEN} = 6 \Omega$		18	29	ns
Furn–Off Fall Time			5	12	ns
Fotal Gate Charge			22	31	nC
Gate–Source Charge			3		nC
Gate–Drain Charge	VGS = 10 V		4		nC
	Breakdown Voltage Temperature   Coefficient   Zero Gate Voltage Drain Current   Gate-Body Leakage, Forward   Gate-Body Leakage, Reverse   Eteristics (Note 2)   Gate Threshold Voltage   Comperature Coefficient   Static Drain-Source   Dn-State Drain Current   Forward Transconductance   Characteristics   Nuput Capacitance   Dutput Capacitance   Curre-On Delay Time   Turn-On Rise Time   Turn-On Rise Time   Turn-Off Fall Time   Total Gate Charge   Gate-Source Charge	Breakdown Voltage Temperature Coefficient $b = 250 \ \mu\text{A}, \text{Referenced to } 25^{\circ}\text{C}$ Stere Gate Voltage Drain Current Cate-Body Leakage, Forward $V_{DS} = 24 \ V,  V_{DS} = 0 \ V$ Stere-Body Leakage, Reverse $V_{CS} = 20 \ V,  V_{DS} = 0 \ V$ Stere-Body Leakage, Reverse $V_{CS} = -20 \ V,  V_{DS} = 0 \ V$ Stere Threshold Voltage $V_{DS} = -20 \ V,  V_{DS} = 0 \ V$ State Threshold Voltage $V_{DS} = -20 \ V,  V_{DS} = 0 \ V$ State Threshold Voltage $V_{DS} = V_{CS},  b = 250 \ \mu\text{A}$ Static Drain-Source $V_{CS} = 10 \ V,  b = 10 \ A$ On-Resistance $V_{CS} = 10 \ V,  b = 10 \ A, \ V_{CS} = 10 \ V,  b = 10 \ A, \ V_{CS} = 10 \ V,  b = 10 \ A, \ V_{CS} = 10 \ V,  b = 10 \ A$ On-State Drain Current $V_{CS} = 10 \ V,  V_{DS} = 5 \ V$ Forward Transconductance $V_{DS} = 10 \ V,  b = 10 \ A$ Duput Capacitance $V_{DS} = 15 \ V,  V_{CS} = 0 \ V, \ f = 1.0 \ MHz$ Stateristics(Note 2)Turn-On Delay Time $V_{DD} = 15 \ V,  b = 1 \ A, \ V_{CS} = 10 \ V, \ CS} = 10 \ V, \ CS = 10$	Breakdown Voltage Temperature Coefficient $b = 250 \ \mu\text{A}, \text{Referenced to } 25^{\circ}\text{C}$ Streakdown Voltage Drain Current Cate-Body Leakage, Forward $V_{GS} = 24 \ V,  V_{GS} = 0 \ V$ Sate-Body Leakage, Forward $V_{GS} = 20 \ V,  V_{DS} = 0 \ V$ Sate-Body Leakage, Reverse $V_{GS} = -20 \ V,  V_{DS} = 0 \ V$ Sate-Body Leakage, Reverse $V_{GS} = -20 \ V,  V_{DS} = 0 \ V$ Sate-Body Leakage, Reverse $V_{GS} = -20 \ V,  V_{DS} = 0 \ V$ Sate-Body Leakage, Reverse $V_{GS} = -20 \ V,  V_{DS} = 0 \ V$ Sate Threshold Voltage $V_{DS} = V_{GS},  b = 250 \ \mu\text{A}$ Sate Threshold Voltage $V_{DS} = V_{GS},  b = 250 \ \mu\text{A}$ Sate Threshold Voltage $V_{DS} = 10 \ V,  b = 10 \ A$ Sate Threshold Voltage $V_{GS} = 10 \ V,  b = 10 \ A, \ T_J = 125^{\circ}\text{C}$ On-Resistance $V_{GS} = 10 \ V,  V_{DS} = 5 \ V$ On-State Drain Current $V_{GS} = 10 \ V,  V_{DS} = 5 \ V$ Solver Capacitance $V_{DS} = 15 \ V,  V_{GS} = 0 \ V, \ f = 1.0 \ \text{MHz}$ Severse Transfer Capacitance $V_{DS} = 15 \ V,  V_{GS} = 0 \ V, \ f = 1.0 \ \text{MHz}$ Sum-On Rise Time $V_{DS} = 15 \ V,  V_{DS} = 5 \ \Omega$ Sum-On Rise Time $V_{DS} = 15 \ V,  R_{GEN} = 6 \ \Omega$ Sum-Off Fall Time $V_{DS} = 10 \ V, \ V_{GS} = 10 \ V, \ $	Breakdown Voltage Temperature Coefficientb = 250 $\mu$ A, Referenced to 25°C22Zero Gate Voltage Drain Current $V_{DS} = 24$ V, $V_{GS} = 0$ V22Sate-Body Leakage, Forward $V_{GS} = 20$ V, $V_{DS} = 0$ V24Sate-Body Leakage, Reverse $V_{GS} = 20$ V, $V_{DS} = 0$ V24Sate-Body Leakage, Reverse $V_{GS} = -20$ V, $V_{DS} = 0$ V25Sate-Body Leakage, Reverse $V_{GS} = -20$ V, $V_{DS} = 0$ V24Sate-Body Leakage, Reverse $V_{GS} = -20$ V, $V_{DS} = 0$ V1Sate-Body Leakage, Reverse $V_{GS} = -20$ V, $V_{DS} = 0$ V24Sate-Threshold Voltage $b = 250 \mu$ A, Referenced to 25°C-4Sate Threshold Voltage $b = 250 \mu$ A, Referenced to 25°C-4Sate Threshold Voltage $b = 250 \mu$ A, Referenced to 25°C-4Sate Drain-Source $V_{GS} = 10$ V, $b = 10$ A12Dn-Resistance $V_{GS} = 10$ V, $b = 10$ A, T_J=125°C19Dn-State Drain Current $V_{GS} = 10$ V, $b = 10$ A29Characteristics $V_{DS} = 15$ V, $b = 10$ A29Characteristics $f = 1.0$ MHz1143Dutput Capacitance $V_{DD} = 15$ V, $b = 1$ A,10Turn-On Delay Time $V_{GS} = 10$ V, $R_{GEN} = 6$ Ω18Turn-Off Belay Time $5$ 5050Sotar-Source Charge $V_{DS} = 15$ V, $b = 10$ A,22Sate Charge $V_{SS} = 10$ V $3$	Breakdown Voltage Temperature Coefficientb = 250 $\mu$ A, Referenced to 25°C22Gate Voltage Drain CurrentV <sub>DS</sub> = 24 V, V <sub>DS</sub> = 0 V1Gate-Body Leakage, ForwardV <sub>GS</sub> = 20 V, V <sub>DS</sub> = 0 V100Gate-Body Leakage, ReverseV <sub>GS</sub> = -20 V, 

Symbol	Para	meter	Test Conditions			Min	Тур	Max	Units
Drain-So	ource Diode C	haracteristic	s and Maxi	mum Rati	ings				
S	Maximum Continu	uous Drain–Sour	ce Diode Forw	ard Current				3.2	Α
√ <sub>SD</sub>	Drain-Source Did		$V_{GS} = 0 V$ ,		(Note 2)		0.7	1.2	V
	Voltage								
he drain pins. I	R <sub>⊕JC</sub> is guaranteed by desi		ined by the user's bo /W when mounted on 2 oz copper		•		= 96°C/W v minimum pa	vhen mounte	ed
Scale 1 : 1 on let	tter size paper								
Pulse Test: Puls	se Width < 300µs, Duty Cy	/cle < 2.0%							
Movimum	ent is calculated as:	$\sqrt{\frac{P_D}{R_{DS(ON)}}}$							
	ent is calculated as.								
	wimum nower dissination a	at To = 25°C and Room	is at Turning and Voc	- 10V Package					
where P <sub>D</sub> is ma	aximum power dissipation a	at $T_C = 25^{\circ}C$ and $R_{DS(on)}$	) is at $T_{J(max)}$ and $V_{GS}$	= 10V. Package		JI 15 2 1A			
where $P_D$ is ma	iximum power dissipation a	at $T_{C} = 25^{\circ}C$ and $R_{DS(on)}$	) is at $T_{J(max)}$ and $V_{GS}$	= 10V. Package	current innitatio	11321A			
wnere P <sub>D</sub> Is ma	ximum power dissipation a	at $T_{\rm C}$ = 25°C and $R_{\rm DS(on)}$	$_{\rm i})$ is at $T_{J(max)}$ and $V_{GS}$	= 10V. Package	current infinatio	11321A			
where P <sub>D</sub> is ma	ximum power dissipation a	at $T_C = 25^{\circ}C$ and $R_{DS(on)}$	$_{\rm j}$ is at $T_{J(max)}$ and $V_{GS}$	= 10V. Package					
where P <sub>D</sub> is ma	ximum power dissipation a	at $T_C$ = 25°C and $R_{\rm DS(on}$	$_{j}$ is at $T_{J(max)}$ and $V_{GS}$	= 10V. Package		JI 15 2 1A			
where P <sub>D</sub> is ma	ximum power dissipation a	at $T_{C}$ = 25°C and $R_{\rm DS(on)}$	$_{\rm j}$ is at $T_{J(max)}$ and $V_{GS}$	= 10V. Package		JIIIS 2 I A			
wnere ₽ <sub>D</sub> is ma	ximum power dissipation a	at $T_C$ = 25°C and $R_{\rm DS(on}$	$_{\rm j}$ is at $T_{\rm J(max)}$ and $V_{GS}$	= 10V. Package		л IS 2 IA			
where P <sub>D</sub> is ma	ximum power dissipation a	at $T_C$ = 25°C and $R_{\rm DS(on}$	$_{\rm j} is$ at $T_{\rm J(max)}$ and $V_{\rm GS}$	= 10V. Package	Content initiality	л IS 2 IA			
where P <sub>D</sub> is ma	ximum power dissipation a	at $T_C$ = 25°C and $R_{\rm DS(on)}$	$_{\rm j}$ is at $T_{\rm J(max)}$ and $V_{\rm GS}$	= 10V. Package		л IS 2 IA			
where P <sub>D</sub> is ma	ximum power dissipation a	at $T_{C}$ = 25°C and $R_{\rm DS(on)}$	$_{\rm j}$ is at $T_{\rm J(max)}$ and $V_{\rm GS}$	= 10V. Package		л IS 2 IA			
where P <sub>D</sub> is ma	ximum power dissipation a	at $T_{C}$ = 25°C and $R_{\rm DS(on)}$	$_{\rm j}$ is at $T_{\rm J(max)}$ and $V_{\rm GS}$	= 10V. Package		л IS 2 IA			
where P <sub>D</sub> is ma	ximum power dissipation a	at $T_{C}$ = 25°C and $R_{\rm DS(on)}$	$_{\rm j}$ is at $T_{\rm J(max)}$ and $V_{\rm GS}$	= 10V. Package		л IS 2 IA			
where P <sub>D</sub> is ma	ximum power dissipation a	at $T_C = 25^{\circ}C$ and $R_{DS(on)}$	$_{\rm j}$ is at $T_{\rm J(max)}$ and $V_{\rm GS}$	= 10V. Package		л IS 2 IA			
where P <sub>D</sub> is ma	ximum power dissipation a	at $T_c = 25^{\circ}C$ and $R_{DS(on)}$	, is at $T_{J(max)}$ and $V_{GS}$	= 10V. Package		л IS 2 IA			
where P <sub>D</sub> is ma	ximum power dissipation a	at $T_c = 25^{\circ}C$ and $R_{DS(on)}$	, is at $T_{J(max)}$ and $V_{GS}$	= 10V. Package		л IS 2 IA			
where P <sub>D</sub> is ma	ximum power dissipation a	at $T_{C}$ = 25°C and $R_{\rm DS(on)}$	, is at $T_{J(max)}$ and $V_{GS}$	= 10V. Package		л IS 2 IA			
where P <sub>D</sub> is ma	ximum power dissipation a	at $T_c = 25^{\circ}C$ and $R_{DS(on)}$	, is at $T_{J(max)}$ and $V_{GS}$	= 10V. Package		л IS 2 IA			
where P <sub>D</sub> is ma	ximum power dissipation a	at $T_c = 25^{\circ}C$ and $R_{DS(on)}$	, is at $T_{J(max)}$ and $V_{GS}$	= 10V. Package		л IS 2 IA			
where P <sub>D</sub> is ma	ximum power dissipation a	at $T_c = 25^{\circ}C$ and $R_{DS(on)}$	, is at $T_{J(max)}$ and $V_{GS}$	= 10V. Package		л I 5 2 I А			
where P <sub>D</sub> is ma	ximum power dissipation a	at $T_c = 25^{\circ}C$ and $R_{DS(on)}$	, is at $T_{J(max)}$ and $V_{GS}$	= 10V. Package					
where P <sub>D</sub> is ma	ximum power dissipation a	at $T_c = 25^{\circ}C$ and $R_{DS(on)}$	, is at $T_{J(max)}$ and $V_{GS}$	= 10V. Package					
where P <sub>D</sub> is ma	ximum power dissipation a	at $T_c = 25^{\circ}C$ and $R_{DS(on)}$	, is at $T_{J(max)}$ and $V_{GS}$	= 10V. Package					
where P <sub>D</sub> is ma	ximum power dissipation a	at $T_c = 25^{\circ}C$ and $R_{DS(on)}$	, is at $T_{J(max)}$ and $V_{GS}$	= 10V. Package					
where P <sub>D</sub> is ma	ximum power dissipation a	at $T_c = 25^{\circ}C$ and $R_{DS(on)}$	, is at $T_{J(max)}$ and $V_{GS}$	= 10V. Package					
where P <sub>D</sub> is ma	ximum power dissipation a	at $T_c = 25^{\circ}C$ and $R_{DS(on)}$	, is at $T_{J(max)}$ and $V_{GS}$	= 10V. Package					
where P <sub>D</sub> is ma	ximum power dissipation a	at $T_c = 25^{\circ}C$ and $R_{DS(on)}$	, is at $T_{J(max)}$ and $V_{GS}$	= 10V. Package					
where P <sub>D</sub> is ma	ximum power dissipation a	at $T_c = 25^{\circ}C$ and $R_{DS(on)}$	, is at $T_{J(max)}$ and $V_{GS}$	= 10V. Package					





## TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx<sup>™</sup> Bottomless<sup>™</sup> CoolFET<sup>™</sup> *CROSSVOLT*<sup>™</sup> DenseTrench<sup>™</sup> DOME<sup>™</sup> EcoSPARK<sup>™</sup> E<sup>2</sup>CMOS<sup>™</sup> EnSigna<sup>™</sup> FACT<sup>™</sup> FACT Quiet Series<sup>™</sup> FAST<sup>®</sup> FASTr<sup>™</sup> FRFET<sup>™</sup> GlobalOptoisolator<sup>™</sup> GTO<sup>™</sup> HiSeC<sup>™</sup> ISOPLANAR<sup>™</sup> LittleFET<sup>™</sup> MicroFET<sup>™</sup> MICROWIRE<sup>™</sup> OPTOLOGIC<sup>™</sup> OPTOPLANAR<sup>™</sup> PACMAN<sup>™</sup> POP<sup>™</sup> Power247<sup>™</sup> PowerTrench<sup>®</sup> QFET<sup>™</sup> QS<sup>™</sup> QT Optoelectronics<sup>™</sup> Quiet Series<sup>™</sup> SILENT SWITCHER<sup>®</sup> SMART START<sup>™</sup> STAR\*POWER™ Stealth™ SuperSOT™-3 SuperSOT™-6 SuperSOT™-8 SyncFET™ TinyLogic™ TruTranslation™ UHC™ UltraFET<sup>®</sup> VCX™

### STAR\*POWER is used under license

## DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user. 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

## PRODUCT STATUS DEFINITIONS

## **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.
		Rev. H3