



FDS7064SN3


30V N-Channel PowerTrench[®] SyncFET[™]

General Description

The FDS7064SN3 is designed to improve the efficiency of Buck Regulators. Used as the Synchronous rectifier, (Low side MOSFET), losses can be reduced, not only in this device, but also in the Control switch, (High side MOSFET). After the low side MOSFET turns off, reverse recovery current in the body diode is dissipated in the High Side device. A Discrete Schottky diode in parallel with the Low Side MOSFET can lower the reverse recovery current, but parasitic PCB and Package Inductance reduce the effectiveness of the Schottky. SyncFETTM technology reduces this inductance to a minimum by providing a monolithic solution (MOSFET and Schottky in the same die), resulting in optimum performance.


Applications

Synchronous Rectifier



Features

- 16 A, 30 V $R_{DS(ON)} = 8.0 \text{ m}\Omega \textcircled{0} V_{GS} = 10 \text{ V}$ $R_{DS(ON)} = 9.5 \text{ m}\Omega \textcircled{0} V_{GS} = 4.5 \text{ V}$
- + High performance trench technology for extremely low $R_{\text{DS}(\text{ON})}$
- No inductance between MOSFET and Schottky
- 40% reduction in Body Diode Forward Voltage
- Optimized to reduce losses in Synchronous Buck Regulators
- FLMP SO-8 package for enhanced thermal performance.



Absolute Maximum Ratings T_A=25°C unless otherwise noted


Symbol	Parameter			Ratings	Units	
V _{DSS}	Drain-Source Voltage			30	V	
V _{GSS}	Gate-Source Voltage			±16	V	
I _D	Drain Current – Continuous (Note 1a)		16	А		
	– Pulsed			60		
P _D	Power Dissipation for Single Operation (No		n (Note 1a)	3.13	W	
			(Note 1b)	1.5		
T _J , T _{STG}	Operating a	Operating and Storage Junction Temperature Range		-55 to +150	۵°	
Therma	I Charac	teristics				
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1a)		40			
R _{0JC}	Thermal Resistance, Junction-to-Case (Note 1)			0.5		
Packag	e Markin	g and Ordering I	nformation			
Device Marking		Device	Reel Size	Tape width	Quantity	
FDS70	64SN3	FDS7064SN3	13"	12mm	2500 units	

©2004 Fairchild Semiconductor Corporation

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
- Off Char	racteristics					
BV _{DSS}	Drain–Source Breakdown Voltage	$V_{GS} = 0 V, I_{D} = 1 mA$	30			V
ΔBV _{DSS} ΔTJ	Breakdown Voltage Temperature Coefficient	$I_D = 10 \text{ mA}, \text{ Referenced to } 25^{\circ}\text{C}$ 26		26		mV/°C
	Zero Gate Voltage Drain Current	V _{DS} = 24 V, V _{GS} = 0 V			500	μA
I _{GSS}	Gate–Body Leakage	$V_{GS} = \pm 16 \text{ V}, V_{DS} = 0 \text{ V}$			±100	nA
	acteristics (Note 2)	00 , 20		1	1	
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}$, $I_D = 1 \text{ mA}$	1	1.4	3	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate Threshold Voltage Temperature Coefficient	$I_D = 10$ mA, Referenced to 25°C		-2	-	mV/°C
R _{DS(on)}	Static Drain–Source On–Resistance	$V_{GS} = 10 V$, $I_D = 16 A$ $V_{GS} = 4.5 V$, $I_D = 14 A$ $V_{GS} = 10 V$, $I_D = 16 A$, $T_J = 125^{\circ}C$		6.5 7.5 9.1	8.0 9.5 11.5	mΩ
g _{FS}	Forward Transconductance	$V_{DS} = 10 \text{ V}, I_D = 16 \text{ A}$		70		S
	c Characteristics					
C _{iss}	Input Capacitance	$V_{DS} = 15 V$, $V_{GS} = 0 V$,		2800	İ	pF
C _{oss}	Output Capacitance	f = 1.0 MHz		530		pF
Crss	Reverse Transfer Capacitance			190		pF
R _G	Gate Resistance	V _{GS} = 15 mV, f = 1.0 MHz		1.4		Ω
Switchir	ng Characteristics (Note 2)			•	•	
t _{d(on)}	Turn–On Delay Time	$V_{DD} = 15 V$, $I_{D} = 1 A$,		11	20	ns
tr	Turn–On Rise Time	V_{GS} = 10 V, R_{GEN} = 6 Ω		20	22	ns
t _{d(off)}	Turn–Off Delay Time			50	80	ns
t _f	Turn–Off Fall Time	7		18	33	ns
Qg	Total Gate Charge	$V_{DS} = 15 V$, $I_{D} = 16 A$,		25	35	nC
Q _{gs}	Gate-Source Charge	$V_{GS} = 5.0 V$		6		nC
Q _{gd}	Gate-Drain Charge			6		nC
Drain-S	ource Diode Characteristics	and Maximum Ratings				
Is	Maximum Continuous Drain–Source				4.3	Α
V _{SD}	Drain–Source Schottky Diode Forward Voltage	$V_{GS} = 0 V$, $I_S = 4.3 A$ (Note 2)		0.4	0.7	V
		1 10.1				
t _{RR}	Reverse Recovery Time	I _F = 16 A diF/dt = 300 A/us		22		ns


Notes:

1. R_{8JA} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{8JC} is guaranteed by design while R_{8CA} is determined by the user's board design.



2. Pulse Test: Pulse Width < 300 $\mu s,$ Duty Cycle < 2.0%


a) 40°C/W when mounted on a 1in² pad of 2 oz copper




b) 85°C/W when mounted on a minimum pad of 2 oz copper

FDS7064SN3 Rev C1 (W)

FDS7064SN3



FDS7064SN3 Rev C1 (W)




FDS7064SN3 Rev C1 (W)

FDS7064SN3

Typical Characteristics (continued)


SyncFET Schottky Body Diode Characteristics


Fairchild's SyncFET process embeds a Schottky diode in parallel with PowerTrench MOSFET. This diode exhibits similar characteristics to a discrete external Schottky diode in parallel with a MOSFET. Figure 12 shows the reverse recovery characteristic of the FDS7064SN3.




12.5 nS/div

Schottky barrier diodes exhibit significant leakage at high temperature and high reverse voltage. This will increase the power in the device.







©2004 Fairchild Semiconductor Corporation

FDS7064SN3 Rev C1 (W)

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™	FACT Quiet Series™	ISOPLANAR™	POP™	Stealth™
ActiveArray™	FAST®	LittleFET™	Power247™	SuperFET™
Bottomless™	FASTr™	MICROCOUPLER™	PowerSaver™	SuperSOT™-3
CoolFET™	FPS™	MicroFET™	PowerTrench [®]	SuperSOT [™] -6
CROSSVOLT™	FRFET™	MicroPak™	QFET [®]	SuperSOT [™] -8
DOME™	GlobalOptoisolator™	MICROWIRE™	QS™	SyncFET™
EcoSPARK™	GTO™່	MSX™	QT Optoelectronics [™]	TinyLogic [®]
E ² CMOS [™]	HiSeC™	MSXPro™	Quiet Series [™]	TINYOPTO™
EnSigna™	I²C™	OCX™	RapidConfigure™	TruTranslation™
FACT™	ImpliedDisconnect™	OCXPro™	RapidConnect™	UHC™
Across the boar	d. Around the world.™	OPTOLOGIC [®]	SILENT SWITCHER®	UltraFET [®]
The Power Franchise™		OPTOPLANAR™	SMART START™	VCX™
Programmable A		PACMAN™	SPM™	

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Product Status	Definition
Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.
	Formative or In Design First Production Full Production