October 2001



FDS6892AZ

Dual N-Channel Logic Level PWM Optimized PowerTrench[®] MOSFET


General Description


These N-Channel Logic Level MOSFETs are produced using Fairchild Semiconductor's advanced PowerTrench process that has been especially tailored to minimize the on-state resistance and yet maintain superior switching performance.

These devices are well suited for low voltage and battery powered applications where low in-line power loss and fast switching are required.

Features

- $\mbox{ r.5 A, 20 V. } R_{\text{DS(ON)}} = 18 \mbox{ m}\Omega \ @ \ V_{\text{GS}} = 4.5 \ V \\ R_{\text{DS(ON)}} = 24 \mbox{ m}\Omega \ @ \ V_{\text{GS}} = 2.5 \ V \\ \label{eq:DS(ON)}$
- Low gate charge (12 nC typical)
- High performance trench technology for extremely low $R_{\text{DS}(\text{ON})}$
- High power and current handling capability





Absolute Maximum Ratings T_{A=25°C} unless otherwise noted

Symbol	Parameter			Ratings	Units	
V _{DSS}	Drain-Sour	ce Voltage		20	V	
V _{GSS}	Gate-Source Voltage			± 12	V	
I _D	Drain Current – Continuous (Note 1a)			7.5	A	
	– Pulsed			30		
P _D	Power Dissipation for Dual Operation			2		
	Power Diss	ipation for Single Operation	ON (Note 1a)	1.6		
			(Note 1b)	1		
			(Note 1c)	0.9		
T _J , T _{STG}	Operating and Storage Junction Temperature Range			-55 to +150	°C	
Therma	l Charac	teristics				
R _{eja}	Thermal Re	esistance, Junction-to-Am	bient (Note 1a)	78	°C/W	
R _{θJC}	Thermal Re	hermal Resistance, Junction-to-Case		40	°C/W	
Packag	e Markin	g and Ordering	Information			
Device Marking		Device	Reel Size	Tape width	Quantity	
FDS6892AZ		FDS6892AZ	13"	12mm	2500 units	

©2001 Fairchild Semiconductor Corporation

FDS6892AZ


eristics in–Source Breakdown Voltage akdown Voltage Temperature efficient o Gate Voltage Drain Current e–Body Leakage, Forward e–Body Leakage, Reverse	$V_{GS} = 0 V$, $I_D = 250 \mu A$ $I_D = 250 \mu A$, Referenced to 25°C $V_{DS} = 16 V$, $V_{GS} = 0 V$	20	14		V mV/°C
in–Source Breakdown Voltage akdown Voltage Temperature efficient o Gate Voltage Drain Current re–Body Leakage, Forward	$I_{D} = 250 \ \mu\text{A}, \text{ Referenced to } 25^{\circ}\text{C}$ $V_{DS} = 16 \ \text{V}, V_{GS} = 0 \ \text{V}$	20	14		
akdown Voltage Temperature efficient o Gate Voltage Drain Current e-Body Leakage, Forward	V _{DS} = 16 V, V _{GS} = 0 V		14		mV/°C
e–Body Leakage, Forward					
	$V_{DS} = 16 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 55^{\circ}\text{C}$			1 10	μΑ
e-Body Leakage Reverse	$V_{GS} = 12 \text{ V}, V_{DS} = 0 \text{ V}$			10	μΑ
o body coanago, neverse	$V_{GS} = -12 \text{ V}, V_{DS} = 0 \text{ V}$			-10	μΑ
eristics (Note 2)					
e Threshold Voltage	$V_{DS} = V_{GS}$, $I_D = 250 \ \mu A$	0.6	1.0	1.5	V
e Threshold Voltage nperature Coefficient	$I_D = 250 \ \mu\text{A}$, Referenced to 25°C		-3		mV/°C
tic Drain–Source -Resistance	$ \begin{array}{l} V_{GS} = 4.5 \; V, I_D = 7.5 \; A \\ V_{GS} = 2.5 \; V, I_D = 6.5 \; A \\ V_{GS} = 4.5 \; V, I_D = 7.5 \; A, T_J = 125^\circ C \end{array} $		13 18 19	18 24 28	mΩ
-State Drain Current	$V_{GS}=4.5V, V_{DS}=5~V$	15			Α
ward Transconductance	$V_{\text{DS}} = 5 \text{ V}, \qquad I_{\text{D}} = 7.5 \text{ A}$		36		S
aracteristics					
ut Capacitance	$V_{DS} = 10 \text{ V}, V_{GS} = 0 \text{ V},$		1286		pF
put Capacitance	f = 1.0 MHz		305		pF
verse Transfer Capacitance	7		161		pF
haracteristics (Note 2)					
n–On Delay Time	$V_{DD} = 10 V$, $I_D = 1 A$,		10	20	ns
n–On Rise Time	$V_{GS} = 4.5 \text{ V}, R_{GEN} = 6 \Omega$		14	25	ns
n–Off Delay Time	1		25	40	ns
n–Off Fall Time	7		8	16	ns
al Gate Charge	$V_{DS} = 10 \text{ V}, I_D = 7.5 \text{ A},$		12	17	nC
e-Source Charge	V _{GS} = 4.5 V		2.6		nC
e–Drain Charge	7		3		nC
e Diode Characteristics	and Maximum Ratings				
kimum Continuous Drain–Source	Diode Forward Current			1.3	Α
in–Source Diode Forward age	$V_{GS} = 0 V$, $I_S = 1.3 A$ (Note 2)		0.7	1.2	V
	nperature Coefficient tic Drain–Source -Resistance -State Drain Current ward Transconductance aracteristics ut Capacitance put Capacitance put Capacitance rerse Transfer Capacitance haracteristics (Note 2) n–On Delay Time n–On Rise Time n–Off Delay Time n–Off Fall Time al Gate Charge e–Source Charge e–Drain Charge te Diode Characteristics cimum Continuous Drain–Source in–Source Diode Forward age	Imperature CoefficientVGS = 4.5 V, ID = 7.5 AFresistanceVGS = 2.5 V, ID = 6.5 AVGS = 2.5 V, ID = 7.5 A, TJ = 125°CState Drain CurrentVGS = 4.5 V, VDS = 5 Vward TransconductanceVDS = 5 V, ID = 7.5 Aaracteristicsat CapacitanceVDS = 10 V, VGS = 0 V, ID = 7.5 Aput CapacitanceF = 1.0 MHzrerse Transfer Capacitanceharacteristics (Note 2)n-On Delay Timen-Off Delay Timen-Off Fall Timeal Gate Chargee-Drain Chargevaree Diode Characteristics and Maximum Ratingscimum Continuous Drain-Source Diode Forward Currentin-Source Diode ForwardVGS = 0 V, IS = 1.3 A (Note 2)	Imperature CoefficientVGS = 4.5 V, ID = 7.5 AField Drain-SourceVGS = 4.5 V, ID = 7.5 A-ResistanceVGS = 2.5 V, ID = 6.5 AVGS = 4.5 V, ID = 7.5 A, TJ = 125°C-State Drain CurrentVGS = 4.5 V, VDS = 5 V-State Drain CurrentVGS = 4.5 V, VDS = 5 Vward TransconductanceVDS = 5 V, ID = 7.5 Aaracteristicstt CapacitanceVDS = 10 V, VGS = 0 V, ID = 7.5 Aput CapacitanceF = 1.0 MHzrerse Transfer CapacitanceVDD = 10 V, ID = 1 A, ID = 1 A, ID = 10 C, I	Imperature CoefficientVtic Drain–SourceVGS = 4.5 V, ID = 7.5 A13ResistanceVGS = 2.5 V, ID = 6.5 A18VGS = 4.5 V, ID = 7.5 A, TJ = 125°C19State Drain CurrentVGS = 4.5 V, VDS = 5 V15ward TransconductanceVDS = 5 V, ID = 7.5 A36aracteristicsut CapacitanceVDS = 10 V, VGS = 0 V, f = 1.0 MHzput Capacitancef = 1.0 MHz305rerse Transfer Capacitancen=On Delay TimeVDD = 10 V, ID = 1 A, VGS = 6 Ωn=On Delay TimeVDS = 4.5 V, RGEN = 6 Ω14n=Off Delay TimeVDS = 10 V, ID = 7.5 A, 1225n=Off Fall Time83al Gate ChargeVDS = 4.5 V2.6e=Source ChargeVGS = 4.5 V2.6e=Drain Charge33ce Diode Characteristics and Maximum Ratings3rimum Continuous Drain–Source Diode Forward Currentin–Source Diode ForwardVGS = 0 V, IS = 1.3 A (Note 2)0.7	Imperature Coefficient Vasce 4.5 V, ID = 7.5 A 13 18 24 Resistance Vasce 4.5 V, ID = 7.5 A, Vasce 5.5 A, Vasce 4.5 V, ID = 7.5 A, Vasce 5.5 A, Vasce 4.5 V, VD = 7.5 A, TJ = 125°C 19 28 State Drain Current Vasce 4.5 V, VD = 7.5 A, TJ = 125°C 19 28 State Drain Current Vasce 4.5 V, VD = 7.5 A, TJ = 125°C 19 28 State Drain Current Vasce 4.5 V, VD = 7.5 A 36 36 aracteristics Vasce 5 V, ID = 7.5 A 36 36 aracteristics Vasce 5 V, ID = 7.5 A 36 36 aracteristics Vasce 5 V, ID = 7.5 A 36 36 aracteristics Vasce 5 V, ID = 7.5 A 36 36 aracteristics Vasce 5 V, ID = 7.5 A 36 36 model Capacitance Vasce 10 V, ID = 7.5 A 1286 161 haracteristics (Note 2) Vasce 4.5 V, Race 6 \Omega 14 25 n-On Delay Time Vasce 4.5 V, Race 6 \Omega 14 25 n-Off Delay Time Vasce 4.5 V 12 17 e-Source Charge Vasce 4.5 V 2.6 3 3 e-Drain Charg

0000

Scale 1 : 1 on letter size paper


2. Pulse Test: Pulse Width < 300µs, Duty Cycle < 2.0%

3. The diode connected between the gate and source serves only as protection against ESD. No gate overvoltage rating is implied.



FDS6892AZ

FDS6892AZ Rev C (W)



FDS6892AZ

FDS6892AZ Rev C (W)

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™ Bottomless™ CoolFET™ CROSSVOLT™ DenseTrench™ DOME™ **EcoSPARK™** E²CMOS[™] EnSigna™ FACT™ FACT Quiet Series™ FAST ® FASTr™ FRFET™ GlobalOptoisolator[™] POP[™] GTO™ HiSeC™ ISOPLANAR™ LittleFET™ MicroFET™ MicroPak™ MICROWIRE™

OPTOLOGIC™ OPTOPLANAR™ PACMAN™ Power247™ PowerTrench[®] QFET™ QS™ QT Optoelectronics[™] Quiet Series[™] SILENT SWITCHER®

SMART START™ VCX™ STAR*POWER™ Stealth™ SuperSOT[™]-3 SuperSOT[™]-6 SuperSOT[™]-8 SyncFET™ TinyLogic™ TruTranslation[™] UHC™ UltraFET[®]

STAR*POWER is used under license

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY. FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.
	In Design First Production Full Production