

# FDS2170N7 200V N-Channel PowerTrench<sup>®</sup> MOSFET

### **General Description**


This N-Channel MOSFET has been designed specifically to improve the overall efficiency of DC/DC converters using either synchronous or conventional switching PWM controllers. It has been optimized for "low side" synchronous rectifier operation, providing an extremely low  $R_{DS(ON)}$  in a small package.


# Applications

- Synchronous rectifier
- DC/DC converter

# Features

- 3.0 A, 200 V.  $R_{\text{DS(ON)}}$  = 128 m $\Omega$  @ V\_{GS} = 10 V
- High performance trench technology for extremely low  $R_{\text{DS}(\text{ON})}$
- High power and current handling capability
- Fast switching, low gate charge (26nC typical)
- FLMP SO-8 package: Enhanced thermal performance in industry-standard package size






# Absolute Maximum Ratings T<sub>A</sub>=25°C unless otherwise noted

Symbol	Parameter	Parameter		Units	
V <sub>DSS</sub>	Drain-Source Voltage		200	V	
V <sub>GSS</sub>	Gate-Source Voltage		± 20	V	
I <sub>D</sub>	Drain Current – Continuous	ain Current – Continuous (Note 1a) 3.0		A	
	– Pulsed		20		
PD	Power Dissipation for Single Operation	(Note 1a)	3.0	W	
		(Note 1b)	1.8		
	Operating and Storage Junction Temperature Range		-55 to +150		
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Tempe	rature Range	–55 to +150	۵°	
Therma	Operating and Storage Junction Tempe Il Characteristics Thermal Resistance, Junction-to-Ambie		-55 to +150 40		
	I Characteristics			°C/W	
Therma R <sub>θJA</sub> R <sub>θJC</sub> Packag	I Characteristics Thermal Resistance, Junction-to-Ambie Thermal Resistance, Junction-to-Case e Marking and Ordering In	nt (Note 1a) (Note 1) formation	40 0.5	°C/W	
Therma R <sub>əja</sub> R <sub>əjc</sub> Packag	I Characteristics Thermal Resistance, Junction-to-Ambie Thermal Resistance, Junction-to-Case	Int (Note 1a) (Note 1)	40		

©2003 Fairchild Semiconductor Corporation

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Drain-So	urce Avalanche Ratings	I	I			
W <sub>DSS</sub>	Drain-Source Avalanche Energy	Single Pulse, $V_{DD}$ = 200 V, $I_D$ =10 A			400	mJ
I <sub>AR</sub>	Drain-Source Avalanche Current				10	Α
Off Char	acteristics	•				
BV <sub>DSS</sub>	Drain–Source Breakdown Voltage	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 250 μA	200	İ	İ	V
<u>ΔBVdss</u> ΔTj	Breakdown Voltage Temperature Coefficient	$I_D = 250 \ \mu$ A, Referenced to 25°C		231		mV/°C
DSS	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 160 V, V <sub>GS</sub> = 0 V			1	μA
GSSF	Gate–Body Leakage, Forward	$V_{GS} = 20 \text{ V},  V_{DS} = 0 \text{ V}$			100	nA
GSSR	Gate–Body Leakage, Reverse	$V_{GS} = -20 \text{ V},  V_{DS} = 0 \text{ V}$			-100	nA
On Char	acteristics (Note 2)	•		1	1	
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}$ , $I_D = 250 \ \mu A$	2	4	4.5	V
$\Delta V_{GS(th)}$ $\Delta T_{,l}$	Gate Threshold Voltage Temperature Coefficient	$I_D = 250 \ \mu$ A, Referenced to 25°C		-10		mV/°C
R <sub>DS(on)</sub>	Static Drain–Source On–Resistance	$V_{GS} = 10 \text{ V},  I_D = 3.0 \text{ A}$ $V_{GS} = 10 \text{ V}, I_D = 3.0 \text{ A}, T_J = 125^{\circ}\text{C}$		107 213	128 268	mΩ
<b>g</b> fs	Forward Transconductance	$V_{DS} = 10 V$ , $I_D = 3.0 A$		15		S
Dvnamic	Characteristics					
C <sub>iss</sub>	Input Capacitance	$V_{DS} = 100 V$ , $V_{GS} = 0 V$ ,		1292		pF
C <sub>oss</sub>	Output Capacitance	f = 1.0 MHz		72		pF
C <sub>rss</sub>	Reverse Transfer Capacitance			24		pF
R <sub>G</sub>	Gate Resistance	V <sub>GS</sub> = 15 mV, f = 1.0 MHz		1.5		Ω
Switchin	g Characteristics (Note 2)	•		•	•	
t <sub>d(on)</sub>	Turn–On Delay Time	V <sub>DD</sub> = 100 V, I <sub>D</sub> = 1 A,	1	12	22	ns
t <sub>r</sub>	Turn–On Rise Time	$V_{GS}$ = 10 V, $R_{GEN}$ = 6 $\Omega$		5	10	ns
t <sub>d(off)</sub>	Turn–Off Delay Time			30	48	ns
-() t <sub>f</sub>	Turn–Off Fall Time			23	36	ns
Qg	Total Gate Charge	$V_{DS} = 100 V$ , $I_D = 3.0 A$ ,		26	36	nC
Q <sub>gs</sub>	Gate–Source Charge	V <sub>GS</sub> = 10 V		7		nC
Q <sub>gd</sub>	Gate-Drain Charge			10		nC
Drain-So	ource Diode Characteristics	and Maximum Ratings				
I <sub>S</sub>	Maximum Continuous Drain–Source				2.5	Α
V <sub>SD</sub>	Drain–Source Diode Forward Voltage	$V_{GS} = 0 V$ , $I_S = 2.5 A$ (Note 2)		0.76	1.2	V
rr	Diode Reverse Recovery Time	I <sub>F</sub> = 3.0A		95		nS
Qrr	Diode Reverse Recovery Charge	$d_{iF}/d_t = 100 \text{ A}/\mu \text{s}$ (Note 2)		552		nC



a) 40°C/W when mounted on a 1in<sup>2</sup> pad of 2 oz copper




b) 85°C/W when mounted on a minimum pad of 2 oz copper

2. Pulse Test: Pulse Width < 300 $\mu$ s, Duty Cycle < 2.0%


FDS2170N7 Rev D (W)

FDS2170N7




FDS2170N7

FDS2170N7 Rev D (W)



# FDS2170N7



FDS2170N7

FDS2170N7 Rev D (W)

### TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™	FACT Quiet Series™	LittleFET™	Power247™	SuperSOT™-3
ActiveArray™	FAST®	MICROCOUPLER™	PowerTrench <sup>®</sup>	SuperSOT™-6
Bottomless™	FASTr™	MicroFET™	QFET <sup>®</sup>	SuperSOT™-8
CoolFET™	FRFET™	MicroPak™	QS™	SyncFET™
CROSSVOLT™	GlobalOptoisolator™	MICROWIRE™	QT Optoelectronics <sup>™</sup>	TinyLogic®
DOME™	GTO™່	MSX™	Quiet Series <sup>™</sup>	TINYOPTO™
EcoSPARK™	HiSeC™	MSXPro™	RapidConfigure™	TruTranslation™
E <sup>2</sup> CMOS <sup>™</sup>	I²C™	OCX™	RapidConnect™	UHC™
EnSigna™	ImpliedDisconnect™	OCXPro™	SILENT SWITCHER®	UltraFET®
FACT™	ISOPLANAR™	<b>OPTOLOGIC<sup>®</sup></b>	SMART START™	VCX™
Across the boar	d. Around the world.™	OPTOPLANAR™	SPM™	
The Power Fran		PACMAN™	Stealth™	
Programmable A		POP™	SuperFET™	

### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

### **PRODUCT STATUS DEFINITIONS**

**Definition of Terms** 

Product Status	Definition
Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.
	Formative or In Design First Production Full Production