

February 2007

# FDMB668P

# P-Channel 1.8V Logic Level PowerTrench® MOSFET -20V, -6.1A, $35m\Omega$

### **Features**

- Max  $r_{DS(on)} = 35m\Omega$  at  $V_{GS} = -4.5V$ ,  $I_D = -6.1A$
- Max  $r_{DS(on)} = 50 m\Omega$  at  $V_{GS} = -2.5 V$ ,  $I_D = -5.1 A$
- Max  $r_{DS(on)}$  = 70m $\Omega$  at  $V_{GS}$  = -1.8V,  $I_D$  = -4.3A
- Excellent for portable application at V<sub>GS</sub> = -1.8V
- Thin profile Maximum height = 0.8mm
- RoHS compliant





# **General Description**

FDMB668P is excellent for load switch and DC-DC conversion among portable electronics. It achieves an optimal balance among efficiency, thermal transfer and small form by integrating a P-channel MOSFET with minimized on-state resistance into a MicroFET 3x1.9 package. When optimizing the dimension of portable applications, this little device offers a very efficient solution.

# **Applications**

- Load Switch in:
  - -HDD
  - -Portable Gaming, MP3
  - -Notebook
- DC/DC Conversion





## MOSFET Maximum Ratings T<sub>A</sub> = 25°C unless otherwise noted

Symbol	Parameter		Ratings	Units
V <sub>DS</sub>	Drain to Source Voltage		-20	V
V <sub>GS</sub>	Gate to Source Voltage		±8	V
1	Drain Current -Continuous	(Note 1a)	-6.1	Δ.
'D	-Pulsed		-40	A
D	Power Dissipation	(Note 1a)	1.9	W
$P_{D}$	Power Dissipation	(Note 1b)	0.8	VV
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature Range		-55 to +150	°C

#### **Thermal Characteristics**

$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1a)	65	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1b)	165	C/VV

## **Package Marking and Ordering Information**

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
668	FDMB668P	MicroFET 3X1.9	7"	8mm	3000 units

# **Electrical Characteristics** $T_J = 25$ °C unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Chara	acteristics					
BV <sub>DSS</sub>	Drain to Source Breakdown Voltage	$I_D = -250 \mu A, V_{GS} = 0 V$	-20			V
$\frac{\Delta BV_{DSS}}{\Delta T_{J}}$	Breakdown Voltage Temperature Coefficient	$I_D$ = -250 $\mu$ A, referenced to 25°C		-11.4		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS} = -16V, V_{GS} = 0V$			-1	μΑ
I <sub>GSS</sub>	Gate to Source Leakage Current	$V_{GS} = \pm 8V, \ V_{DS} = 0V$			±100	nA

### On Characteristics (Note 2)

$V_{GS(th)}$	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = -250 \mu A$	-0.4	-0.6	-1.0	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	$I_D$ = -250 $\mu$ A, referenced to 25°C		2.8		mV/°C
	Static Drain to Source On Resistance	$V_{GS} = -4.5V, I_D = -6.1A$		22	35	
_		$V_{GS} = -2.5V, I_D = -5.1A$		27	50	mΩ
r <sub>DS(on)</sub>	Static Drain to Source On Resistance	$V_{GS} = -1.8V, I_D = -4.3A$		35	70	1115.2
	$V_{GS} = -4.5V$ , $I_D = -6.1A$ , $T_J = 125$ °C		31	50		
9 <sub>FS</sub>	Forward Transconductance	$V_{DS} = -4.5V$ , $I_{D} = -6.1A$		27		S

## **Dynamic Characteristics**

C <sub>iss</sub>	Input Capacitance	V - 40V V - 0V	1565	2085	pF
C <sub>oss</sub>	Output Capacitance	$V_{DS} = -10V, V_{GS} = 0V,$ f = 1MHz	210	280	pF
C <sub>rss</sub>	Reverse Transfer Capacitance	1101112	175	265	pF

# **Switching Characteristics**

t <sub>d(on)</sub>	Turn-On Delay Time	1011	$V_{DD}$ = -10V, $I_{D}$ = -6.1A $V_{GS}$ = -4.5V, $R_{GEN}$ = 6 $\Omega$		7	14	ns
t <sub>r</sub>	Rise Time	$V_{DD} = -10V, I_D = -6.$			9	18	ns
t <sub>d(off)</sub>	Turn-Off Delay Time	v <sub>GS</sub> = -4.5v, R <sub>GEN</sub>			176	282	ns
t <sub>f</sub>	Fall Time				84	135	ns
Qg	Total Gate Charge	V <sub>GS</sub> = 0V to -10V			42	59	nC
Qg	Total Gate Charge	$V_{GS}$ = 0V to -5V	V <sub>DD</sub> = -10V		22	31	nC
Q <sub>gs</sub>	Gate to Source Gate Charge		$I_{D} = -6.1A$		3		nC
Q <sub>gd</sub>	Gate to Drain "Miller" Charge				5		nC

## **Drain-Source Diode Characteristics**

$V_{SD}$	Source to Drain Diode Forward Voltage	V <sub>GS</sub> = 0V, I <sub>S</sub> = -1.6A (Note 2)	-0.7	-1.2	V
t <sub>rr</sub>	Reverse Recovery Time	I <sub>E</sub> = -6.1A, di/dt = 100A/μs	29	44	ns
Q <sub>rr</sub>	Reverse Recovery Charge	- 1 <sub>F</sub> = -0.1A, αι/αι = 100A/μS	15	23	nC

#### Notes:

<sup>1:</sup> R<sub>0JA</sub> is the sum of the junction-to-case and case-to- ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R<sub>0JC</sub> is guaranteed by design while R<sub>0JA</sub> is determined by the user's board design.



a) 65°C/W when mounted on a 1in<sup>2</sup> pad of 2 oz copper



**b)**  $165^{\circ}\text{C/W}$  when mounted on a minimum pad .

2: Pulse Test: Pulse Width  $\leq$  300 us, Duty Cycle  $\leq$  2%.

## Typical Characteristics T<sub>J</sub> = 25°C unless otherwise noted





Figure 1. On-Region Characteristics



3.0

Figure 2. Normalized On-Resistance vs Drain Current and Gate Voltage




Figure 3. Normalized On-Resistance vs Junction Temperature




Figure 4. On-Resistance vs Gate to Source Voltage




Figure 5. Transfer Characteristics




Figure 6. Source to Drain Diode Forward Voltage vs Source Current

FDMB668P Rev.B 3 www.fairchildsemi.com

# **Typical Characteristics** $T_J = 25^{\circ}C$ unless otherwise noted




Figure 7. Gate Charge Characteristics





Figure 8. Capacitance vs Drain to Source Voltage



-V<sub>DS</sub>, DRAIN to SOURCE VOLTAGE (V)

Figure 9. Forward Bias Safe Operating Area




Figure 10. Single Pulse Maximum Power Dissipation






Figure 11. Transient Thermal Response Curve


# **Dimensional Outline and Pad Layout**






TOP VIEW

RECOMMENDED LAND PATTERN





MLP08IrevA

#### TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

$ACEx^{TM}$	FACT Quiet Series <sup>TM</sup>	$OCX^{TM}$	SILENT SWITCHER®	UniFETTM
ActiveArray <sup>TM</sup>	GlobalOptoisolator™	OCXPro™	SMART START™	$VCX^{TM}$
Bottomless <sup>TM</sup>	$GTO^{TM}$	OPTOLOGIC <sup>®</sup>	SPM <sup>TM</sup>	WireTM
Build it Now <sup>TM</sup>	HiSeC <sup>TM</sup>	OPTOPLANAR™	Stealth <sup>TM</sup>	
CoolFETTM	$I^2C^{TM}$	PACMANTM	SuperFETTM	
$CROSSVOLT^{TM}$	i-Lo™	$POP^{TM}$	SuperSOTTM-3	
DOMETM	ImpliedDisconnect™	Power247 <sup>TM</sup>	SuperSOTTM-6	
EcoSPARK <sup>TM</sup>	IntelliMAX <sup>TM</sup>	PowerEdge <sup>TM</sup>	SuperSOT <sup>TM</sup> -8	
$E^2CMOS^{TM}$	ISOPLANAR <sup>TM</sup>	PowerSaver <sup>TM</sup>	SyncFETTM	
EnSigna <sup>TM</sup>	LittleFET <sup>TM</sup>	PowerTrench <sup>®</sup>	TCM <sup>TM</sup>	
$FACT^{@}$	MICROCOUPLER <sup>TM</sup>	QFET <sup>®</sup>	TinyBoost <sup>TM</sup>	
$FAST^{\circledR}$	MicroFET <sup>TM</sup>	$QS^{TM}$	TinyBuck <sup>TM</sup>	
FASTr <sup>TM</sup>	MicroPak <sup>TM</sup>	QT Optoelectronics <sup>TM</sup>	TinyPWM <sup>TM</sup>	
FPSTM	MICROWIRE <sup>TM</sup>	Quiet Series <sup>TM</sup>	TinyPower <sup>TM</sup>	
FRFETTM	MSX™	RapidConfigure™	TinyLogic <sup>®</sup>	
	MSXPro™	RapidConnect™	TINYOPTOTM	
Across the board. Around the world.™		μSerDes™	TruTranslation <sup>TM</sup>	
The Power Franchise®		ScalarPump™	UHC <sup>®</sup>	

Programmable Active Droop<sup>TM</sup>

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN, FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

#### LIFE SUPPORT POLICY

ELIFE SOFT FOLICITY AND AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

#### As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### PRODUCT STATUS DEFINITIONS

#### **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

Rev. I22

FDMB668P Rev. B 6 www.fairchildsemi.com