June 2003



FDD6680A/FDU6680A

30V N-Channel PowerTrench⁰ MOSFET

General Description

This N-Channel MOSFET has been designed specifically to improve the overall efficiency of DC/DC converters using either synchronous or conventional switching PWM controllers. It has been optimized for low gate charge, low $R_{DS(ON)}$, fast switching speed and extremely low $R_{DS(ON)}$ in a small package.

Applications


- DC/DC converter
- Motor Drives

Features

• 56 A, 30 V
$$R_{DS(ON)} = 9.5 \text{ m}\Omega @ V_{GS} = 10 \text{ V}$$

 $R_{DS(ON)} = 13 \text{ m}\Omega @ V_{GS} = 4.5 \text{ V}$

- Low gate charge
- Fast Switching
- High performance trench technology for extremely low $R_{\text{DS}(\text{ON})}$




Absolute Maximum Ratings T_A=25°C unless otherwise noted


Symbol	Parameter			R	latings	Units
V _{DSS}	Drain-Source Voltage				30	V
V _{GSS}	Gate-Source Voltage				±20	V
ID	Continuous Drain Cur	rent @T _c =25°C	(Note 3)		56	A
		@T _A =25°C	(Note 1a)		14	
		Pulsed	(Note 1a)		100	
PD	Power Dissipation	@T _c =25°C	(Note 3)		60	W
		@T _A =25°C	(Note 1a)		2.8	
		@T _A =25°C	(Note 1b)		1.3	
T _J , T _{STG}	Operating and Storage Junction Temperature Range			-5	5 to +175	°C
Therma	al Characteristic	s				
R _{eJC}	Thermal Resistance, Junction-to-Case (Note 1)			2.5	°C/W	
R _{eja}	Thermal Resistance, Junction-to-Ambient (Note 1a)		45			
R _{0JA}	(Note 1b)		96			
Packag	e Marking and	Ordering In	formation			
			Package	Reel Size	Tape width	Quantity

Avalanche Ratings (Not -Source Avalanche Energy -Source Avalanche Current istics -Source Breakdown Voltage cdown Voltage Temperature icient Gate Voltage Drain Current -Body Leakage istics (Note 2) Threshold Voltage Threshold Voltage	e 2) Single Pulse, $V_{DD} = 15 \text{ V}$, $I_D = 14\text{ A}$ $V_{GS} = 0 \text{ V}$, $I_D = 250 \mu\text{A}$ $I_D = 250 \mu\text{A}$, Referenced to 25°C $V_{DS} = 24 \text{ V}$, $V_{GS} = 0 \text{ V}$ $V_{GS} = \pm 20 \text{ V}$, $V_{DS} = 0 \text{ V}$ $V_{DS} = V_{GS}$, $I_D = 250 \mu\text{A}$	30	26	174 14 1	mJ A V mV/°C
-Source Avalanche Energy -Source Avalanche Current istics -Source Breakdown Voltage kdown Voltage Temperature icient Gate Voltage Drain Current -Body Leakage istics (Note 2) Threshold Voltage Threshold Voltage	Single Pulse, $V_{DD} = 15 \text{ V}$, $I_D = 14\text{A}$ $V_{GS} = 0 \text{ V}$, $I_D = 250 \mu\text{A}$ $I_D = 250 \mu\text{A}$, Referenced to 25°C $V_{DS} = 24 \text{ V}$, $V_{GS} = 0 \text{ V}$ $V_{GS} = \pm 20 \text{ V}$, $V_{DS} = 0 \text{ V}$	30	26	14	A V mV/°C
istics -Source Breakdown Voltage down Voltage Temperature icient Gate Voltage Drain Current -Body Leakage istics (Note 2) Threshold Voltage Threshold Voltage	$\begin{split} I_{D} &= 250 \; \mu \text{A}, \text{Referenced to } 25^{\circ}\text{C} \\ V_{DS} &= 24 \; \text{V}, \qquad \text{V}_{GS} = 0 \; \text{V} \\ V_{GS} &= \pm 20 \; \text{V}, \qquad \text{V}_{DS} = 0 \; \text{V} \end{split}$	30	26		V mV/°C
-Source Breakdown Voltage kdown Voltage Temperature icient Gate Voltage Drain Current -Body Leakage istics (Note 2) Threshold Voltage Threshold Voltage	$\begin{split} I_{D} &= 250 \; \mu \text{A}, \text{Referenced to } 25^{\circ}\text{C} \\ V_{DS} &= 24 \; \text{V}, \qquad \text{V}_{GS} = 0 \; \text{V} \\ V_{GS} &= \pm 20 \; \text{V}, \qquad \text{V}_{DS} = 0 \; \text{V} \end{split}$	30	26	1	mV/°C
-Source Breakdown Voltage kdown Voltage Temperature icient Gate Voltage Drain Current -Body Leakage istics (Note 2) Threshold Voltage Threshold Voltage	$\begin{split} I_{D} &= 250 \; \mu \text{A}, \text{Referenced to } 25^{\circ}\text{C} \\ V_{DS} &= 24 \; \text{V}, \qquad \text{V}_{GS} = 0 \; \text{V} \\ V_{GS} &= \pm 20 \; \text{V}, \qquad \text{V}_{DS} = 0 \; \text{V} \end{split}$	30	26	1	mV/°C
down Voltage Temperature icient Gate Voltage Drain Current -Body Leakage istics (Note 2) Threshold Voltage Threshold Voltage	$\begin{split} I_{D} &= 250 \; \mu \text{A}, \text{Referenced to } 25^{\circ}\text{C} \\ V_{DS} &= 24 \; \text{V}, \qquad \text{V}_{GS} = 0 \; \text{V} \\ V_{GS} &= \pm 20 \; \text{V}, \qquad \text{V}_{DS} = 0 \; \text{V} \end{split}$		26	1	mV/°C
Gate Voltage Drain Current -Body Leakage istics (Note 2) Threshold Voltage Threshold Voltage	$V_{GS}=\pm 20~V, ~~V_{DS}=0~V$			1	uА
-Body Leakage istics (Note 2) Threshold Voltage Threshold Voltage	$V_{GS}=\pm 20~V, ~~V_{DS}=0~V$			1	uА
istics (Note 2) Threshold Voltage Threshold Voltage	1				
Threshold Voltage Threshold Voltage	$V_{DS} = V_{GS}$, $I_D = 250 \ \mu A$			±100	nA
Threshold Voltage	$V_{DS} = V_{GS}$, $I_D = 250 \ \mu A$				
5		1	1.8	3	V
erature Coefficient	$I_D = 250 \ \mu\text{A}, \text{Referenced to } 25^\circ\text{C}$		-5		mV/°C
Drain-Source	$V_{GS} = 10 \text{ V}, I_D = 14 \text{ A}$		7	9.5	mΩ
Resistance	$V_{GS} = 4.5 \text{ V}, I_D = 12 \text{ A}$ $V_{OS} = 10 \text{ V}, I_D = 14 \text{ A} \text{ T} = 125^{\circ}\text{C}$		10 11	13 16	
State Drain Current		50			Α
ard Transconductance			56		s
ractoristics					1
			1425		pF
	$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V},$				pF
•	f = 1.0 MHz				pF
•	$V_{OSC} = 15 \text{ mV}, \text{ f} = 1.0 \text{ MHz}$				ρ. Ω
oractorictica			-		
			11	20	ns
,					ns
			-	-	ns
,	$[V_{GS} = 10^{\circ}, 10^{\circ}, 10^{\circ}]$				ns
			-	-	nC
· ·	$V_{DS} = 15V, \qquad I_D = 14 A,$			20	nC
Ŭ,	$V_{GS} = 5 V$		-		nC
		Image: constraint of the second state of the seco	tate Drain Current $V_{GS} = 10 \text{ V}, V_{DS} = 5 \text{ V}$ 50ard Transconductance $V_{DS} = 10 \text{ V}, I_D = 14 \text{ A}$ racteristicsCapacitance $V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V}, I_T = 1.0 \text{ MHz}$ transfer Capacitance $V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V}, I_T = 1.0 \text{ MHz}$ rese Transfer Capacitance $V_{OSC} = 15 \text{ mV}, f = 1.0 \text{ MHz}$ Resistance $V_{OSC} = 15 \text{ mV}, f = 1.0 \text{ MHz}$ On Delay Time $V_{DD} = 15 \text{ V}, I_D = 1 \text{ A}, V_{GS} = 10 \text{ V}, R_{GEN} = 6 \Omega$ -Off Fall Time $V_{DS} = 15 \text{ V}, I_D = 14 \text{ A}, V_{GS} = 5 \text{ V}$	Vos = 10 V, 10 = 14 A, 13 = 120 CVos = 10 V, 10 = 14 AVos = 10 V, 10 = 14 ACapacitanceVos = 10 V, 10 = 14 ACapacitanceVos = 15 V, 10 = 14 AVos = 15 V, 10 = 14 AVos = 15 V, 10 = 14 AVos = 15 V, 10 = 10 MHzIt CapacitanceVos = 15 V, 10 = 10 MHzCapacitanceVos = 15 V, 10 = 10 MHzCon ResistanceVos = 15 V, 10 = 10 MHzOn Delay TimeOn Rise TimeVos = 15 V, 10 = 1 A, 20 = 15 V, 10 = 1 A, 20 = 10 V, 11 = 10 MHzCoff Fall TimeCoff Fall TimeCapacitanceVos = 15 V, 10 = 14 A, 20 = 14 = 14 = 14 = 14 = 14 = 14 = 14 = 1	VGS = 16 V, ND = 14 A, ND = 14 A, ND = 14 A, ND = 14 A, ND = 14 A 10 No ard Transconductance VDS = 10 V, ND = 14 A 56 racteristics Capacitance VDS = 15 V, VDS = 0 V, ID = 14 A ut Capacitance VDS = 15 V, VDS = 0 V, ID = 14 A 350 rse Transfer Capacitance F = 1.0 MHz 1425 rse Transfer Capacitance VDS = 15 V, VDS = 0 V, ID = 10 MHz 150 Resistance VDS = 15 V, ID = 1.0 MHz 1.3 aracteristics (Note 2) -On Delay Time 11 20 -On Rise Time VDD = 15 V, ID = 1 A, VGS = 10 V, RGEN = 6 \Omega 31 50 -Off Delay Time VDS = 15 V, ID = 14 A, VGS = 10 V, RGEN = 6 \Omega 31 20 -Off Fall Time VDS = 15 V, ID = 14 A, VGS = 5 V 144 20


FDD6680A/FDU6680A



FDD6680A/FDU6680A



FDD6680A/FDU6680A Rev. D(W)



FDD6680A/FDU6680A

FDD6680A/FDU6680A Rev. D(W)

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™	FACT Quiet Series™	LittleFET™	Power247™	SuperSOT™-6
ActiveArray™	FAST®	MICROCOUPLER™	PowerTrench [®]	SuperSOT™-8
Bottomless™	FASTr™	MicroFET™	QFET [®]	SyncFET™
CoolFET™	FRFET™	MicroPak™	QS™	TinyLogic [®]
CROSSVOLT™	GlobalOptoisolator™	MICROWIRE™	QT Optoelectronics [™]	TINYOPTO™
DOME™	GTO™່	MSX™	Quiet Series [™]	TruTranslation™
EcoSPARK™	HiSeC™	MSXPro™	RapidConfigure™	UHC™
E ² CMOS [™]	I ² C [™]	OCX™	RapidConnect™	UltraFET [®]
EnSigna™	ImpliedDisconnect™	OCXPro™	SILENT SWITCHER®	VCX™
FACT™	ISOPLANAR™	OPTOLOGIC[®]	SMART START™	
Across the boar	d. Around the world.™	OPTOPLANAR™	SPM™	
The Power Fran		PACMAN™	Stealth™	
Programmable A		POP™	SuperSOT™-3	

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Product Status	Definition
Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.
	Formative or In Design First Production Full Production