

FDD2512

150V N-Channel PowerTrench[®] MOSFET

General Description


This N-Channel MOSFET has been designed specifically to improve the overall efficiency of DC/DC converters using either synchronous or conventional switching PWM controllers. These MOSFETs feature faster switching and lower gate charge than other MOSFETs with comparable $R_{DS(ON)}$ specifications. The result is a MOSFET that is easy and safer to drive (even at very high frequencies), and DC/DC power supply designs with higher overall efficiency.


Features

- 6.7 A, 150 V $R_{DS(ON)} = 420 \ m\Omega \ @ V_{GS} = 10 \ V$ $R_{DS(ON)} = 470 \ m\Omega \ @ V_{GS} = 6 \ V$
- Low gate charge (8nC typical)
- Fast switching

.

High performance trench technology for extremely low R_{DS(ON)}





Absolute Maximum Ratings T_A=25°C unless otherwise noted

Parameter		Ratings	Units
Drain-Source Voltage		150	V
Gate-Source Voltage		±20	V
Drain Current – Continuous	(Note 3)	6.7	А
– Pulsed	(Note 1a)	20	
Power Dissipation	(Note 1)	42	W
	(Note 1a)	3.8	
	(Note 1b)	1.6	
Operating and Storage Junction Temperature Range		-55 to +175	°C
I Characteristics		0.5	
I hermal Resistance, Junction-to-Case	e (Note 1)	3.5	°C/W
Thermal Resistance, Junction-to-Amb	ient (Note 1a)	40	°C/W
Thermal Resistance, Junction-to-Amb	ient (Note 1b)	96	°C/W
	Gate-Source Voltage Drain Current – Continuous – Pulsed Power Dissipation Operating and Storage Junction Temp Characteristics Thermal Resistance, Junction-to-Case Thermal Resistance, Junction-to-Amb	Gate-Source Voltage Image: Continuous (Note 3) Drain Current – Continuous (Note 3) – Pulsed (Note 1a) Power Dissipation (Note 1) (Note 1a) (Note 1a) (Note 1b) (Note 1b) Operating and Storage Junction Temperature Range Image: Characteristics Thermal Resistance, Junction-to-Case (Note 1) Image: Note 1a)	Gate-Source Voltage ±20 Drain Current - Continuous (Note 3) 6.7 - Pulsed (Note 1a) 20 Power Dissipation (Note 1a) 42 (Note 1a) (Note 1a) 3.8 (Note 1b) 1.6 1.6 Operating and Storage Junction Temperature Range -55 to +175 Characteristics Thermal Resistance, Junction-to-Case (Note 1a) 3.5 Thermal Resistance, Junction-to-Ambient (Note 1a) 40

Device Marking	Device	Reel Size	Tape width	Quantity	
FDD2512	FDD2512	13"	16mm	2500 units	

©2001 Fairchild Semiconductor Corporation

$_{D} = 75 \text{ V}, \text{ I}_{D} = 2.2 \text{ A}$ $250 \ \mu\text{A}$ ferenced to 25°C $V_{GS} = 0 \ \text{V}$ $V_{DS} = 0 \ \text{V}$	150	147	90 2.2	mJ A V mV/°C μA
250 μA ferenced to 25°C $V_{GS} = 0 V$ $V_{DS} = 0 V$ $V_{DS} = 0 V$ 250 μA	150	147	2.2	A V mV/°C
ferenced to $25^{\circ}C$ $V_{GS} = 0 V$ $V_{DS} = 0 V$ $V_{DS} = 0 V$ $250 \mu A$	150	147	1	V mV/°C
ferenced to $25^{\circ}C$ $V_{GS} = 0 V$ $V_{DS} = 0 V$ $V_{DS} = 0 V$ $250 \mu A$	150	147		mV/°C
ferenced to $25^{\circ}C$ $V_{GS} = 0 V$ $V_{DS} = 0 V$ $V_{DS} = 0 V$ $250 \mu A$	150	147		mV/°C
V _{GS} = 0 V V _{DS} = 0 V V _{DS} = 0 V 250 μA		147		
V _{DS} = 0 V V _{DS} = 0 V 250 μA				ΠА
V _{DS} = 0 V 250 μA				pur
250 μΑ			100	nA
			-100	nA
ferenced to 25°C	2	2.6	4	V
		-5.6		mV/°C
= 2.2 A = 2.0 A = 2.2 A,T _J = 125°C		307 322 606	420 470 870	mΩ
	5			Α
I _D = 2.2 A		6.5		S
$V_{GS} = 0 V$,		344		pF
f = 1.0 MHz		22		pF
-		9		pF
$I_D = 1 A,$		6.5	13	ns
$V_{\text{GS}} = 10 \text{ V}, \qquad R_{\text{GEN}} = 6 \ \Omega$		3.5	7	ns
-		22	33	ns
		4	8	ns
I _D = 2.2 A,		8	11	nC
		1.5		nC
		2.3		nC
n Ratings				
Current			3.2	Α
= 3.2 A (Note 2)		0.8	1.2	V
	$= 2.2 \text{ A}, \text{T}_{\text{J}} = 125^{\circ}\text{C}$ $V_{\text{DS}} = 10 \text{ V}$ $I_{\text{D}} = 2.2 \text{ A}$ $V_{\text{GS}} = 0 \text{ V},$ $I_{\text{D}} = 1 \text{ A},$ $R_{\text{GEN}} = 6 \Omega$ $I_{\text{D}} = 2.2 \text{ A},$ $I_{\text{D}} = 2.2 \text{ A},$ $m \text{ Ratings}$ Surrent $= 3.2 \text{ A} (\text{Note 2})$	$= 2.2 \text{ A, } T_{\text{J}} = 125^{\circ}\text{C}$ $V_{\text{DS}} = 10 \text{ V} 5$ $I_{\text{D}} = 2.2 \text{ A}$ $V_{\text{GS}} = 0 \text{ V,}$ $I_{\text{D}} = 1 \text{ A,}$ $R_{\text{GEN}} = 6 \Omega$ $I_{\text{D}} = 2.2 \text{ A,}$ $I_{\text{D}} = 2.2 \text{ A,}$ $I_{\text{D}} = 3.2 \text{ A} \text{ (Note 2)}$ e case thermal reference is defined a	$= 2.2 \text{ A}, \text{T}_{\text{J}} = 125^{\circ}\text{C} \qquad 606$ $V_{\text{DS}} = 10 \text{ V} \qquad 5$ $I_{\text{D}} = 2.2 \text{ A} \qquad 6.5$ $V_{\text{GS}} = 0 \text{ V}, \qquad 344$ 22 9 $I_{\text{D}} = 1 \text{ A}, \qquad 6.5$ $R_{\text{GEN}} = 6 \Omega \qquad 3.5$ 22 4 $I_{\text{D}} = 2.2 \text{ A}, \qquad 8$ 1.5 2.3 m Ratings Surrent = = 3.2 \text{ A (Note 2)} \qquad 0.8 e case thermal reference is defined as the solder	$= 2.2 \text{ A}, \text{T}_{\text{J}} = 125^{\circ}\text{C} \qquad 606 \qquad 870$ $V_{\text{DS}} = 10 \text{ V} \qquad 5 \qquad 10 \text{ V}_{\text{DS}} = 10 \text{ V} \qquad 5 \qquad 10 \text{ V}_{\text{DS}} = 10 \text{ V} \qquad 5 \qquad 10 \text{ V}_{\text{DS}} = 10 \text{ V} \qquad 5 \qquad 10 \text{ V}_{\text{DS}} = 0 \text{ V}, \qquad 22 \qquad 10 \text{ V} \qquad 22 \qquad 10 \qquad 10 \qquad 10 \qquad 10 \qquad 10 \qquad 10 \qquad 10$

 $\sqrt{\frac{P_D}{R_{DS(ON)}}}$

2. Pulse Test: Pulse Width < 300 μ s, Duty Cycle < 2.0%


3. Maximum current is calculated as:

Scale 1 : 1 on letter size paper


where P_D is maximum power dissipation at $T_C = 25^{\circ}C$ and $R_{DS(on)}$ is at $T_{J(max)}$ and $V_{GS} = 10V$. Package current limitation is 21A

FDD2512 Rev B2(W)

FDD2512



FDD2512



FDD2512

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™ Bottomless™ CoolFET™ CROSSVOLT™ DenseTrench™ DOME™ **EcoSPARK™** E²CMOS[™] EnSigna™ FACT™ FACT Quiet Series™ FAST ® FASTr™ FRFET™ GlobalOptoisolator[™] POP[™] GTO™ HiSeC™ ISOPLANAR™ LittleFET™ MicroFET™ MicroPak™ MICROWIRE™

OPTOLOGIC™ OPTOPLANAR™ PACMAN™ Power247™ PowerTrench[®] QFET™ QS™ QT Optoelectronics[™] Quiet Series[™] SILENT SWITCHER®

SMART START™ VCX™ STAR*POWER™ Stealth™ SuperSOT[™]-3 SuperSOT[™]-6 SuperSOT[™]-8 SyncFET™ TinyLogic™ TruTranslation[™] UHC™ UltraFET[®]

STAR*POWER is used under license

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY. FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.
	In Design First Production Full Production