

July 2013

FAN7093 High-Current PN Half-Bridge Driver

Features

- Path Resistance for a Full-Bridge Configuration: Max. 30.5 mΩ at 150°C
- PWM Capability: > 60 kHz¹ Combined with Active Free Wheeling
- Switched-Mode Current Limitation for Reduced Power Dissipation In Over-Current Condition
- Current Limit Protection: Typ. 46 A
- Independent Current-Sense Output and Diagnostic Flag for High and Low Sides
- Over-Temperature Protection (OTP) with Latch
- Shorted-Load Protection with Latch Behavior
- Over-Voltage Protection (OVP) with Lockout
- Under-Voltage Protection (UVP)
- Logic Level Control Inputs
- Adjustable Slew Rates for Optimized EMI
- Typical Slew Rate of 1 V/µs with Open Slew Rate Pin

Description

The FAN7093 is an integrated high-current half-bridge driver for electric motor drive applications. It contains one P-channel high-side MOSFET and one N-channel low-side MOSFET with an integrated control IC in one package. With the P-channel high-side switch, the need for a charge pump is eliminated, which minimizes EMI.

Pins IN and /INH are logic-level inputs and control the half-bridge output. The diagnostic and current sense IS pin outputs a current that is proportional to the current flowing through the half-bridge MOSFETs. The IS pin output represents current for the P-channel or the N-channel, depending on which is active.

The part is protected against a short to battery or ground of the out pin, over-current, over-temperature, over-voltage, and under-voltage conditions. The FAN7093 provides a cost- and space-optimized solution for protected high-current PWM motor drives.




Figure 1. TO263-7L

 $^{^1}$ The *minimum* duty cycle is 34% when V_{BATT}=14 V, R_{SR} is shorted, and the following parameters are at their typical values: $t_{d(\text{ON})\text{HS}},\,t_{d(\text{ON})\text{LS}},\,t_{\text{Slew}(\text{on})\text{HS}},\,\text{and}\,t_{\text{Slew}(\text{on})\text{LS}}.$

Ordering Information

Part Number	Operating Temperature Range	Package	Packing Method
FAN7093_F085	-40 to +150°C	8-Lead, TO263, Molded, JEDEC Variation CA	Tape & Reel

Block Diagram




Figure 2. Block Diagram

The FAN7093 is a high-current half-bridge that contains three separate chips in one package: one P-channel high-side MOSFET, one N-channel low-side MOSFET, and with a control IC. All three chips are mounted on one common lead frame, using chip-on-chip and chip-by-chip technologies. The power MOSFETs are vertical MOS transistors to ensure minimum on-state resistance.

Using a P-channel high-side switch eliminates a charge pump and reduces EMI. A microcontroller is able to control the logic level inputs of IN and /INH of the half-bridge. The diagnostic pin IS is a current output stage that delivers a proportional current through the P-channel and N-channel MOSFETS, depending on which is being activated, with the IN or /INH pin forcing

conditions. In case of a short to VBATT or ground, the IS pin acts as an error flag. The error flag can be detected as a logic HIGH level through an attached microcontroller. In an over-current situation, the control IC turns off the MOSFETs and tries to turn them back on after a cool down time of 140 µs (typical). The control IC protects the MOSFETs against over-voltage, under-voltage, and over-temperature conditions. The dead time, to prevent shoot-through between the P- and N-channel MOSFET, is also generated by the control IC. The slew rate of the outputs can be adjusted through an external resistor connected to the SR pin. The FAN7093 can be combined with another FAN7093 to form a full-bridge drive. Multiple FAN7093 can be combined in full-or half-bridge three-phase drive configurations.

Pin Configuration




Figure 3. **Pin Assignments**

Pin Definitions

Pin	Symbol	I/O	Function	
1	GND ⁽¹⁾		Ground	
2	IN	I	Input. Defines whether the high-side (HS) or low-side (LS) switch is activated.	
3	/INH	I.	hibit. When set to LOW, the device enters Sleep Mode and resets Over- emperature Protection (OTP) and the HS and LS short latch.	
4, 8	OUT ⁽¹⁾	0	Power output of the bridge	
5	SR	ı	Slew rate. The slew rate of the power switches can be adjusted by connecting a resistor between the SR and GND pins.	
6	IS	0	Current sense and diagnostics	
7	V _{BATT} ⁽¹⁾		Supply	

Note:

1. This pin needs power wiring.

Table 1. Truth Table

	I	I				
Device State	/INH	IN	HS	LS	IS	Mode
	LOW	Х	OFF	OFF	LOW	Standby Mode
Normal Operation	HIGH	LOW	OFF	ON	CS	LS Active
	HIGH	HIGH	ON	OFF	CS	HS Active
Over-Voltage I _{OUT} ≤ I _{CP}	X	X	ON	OFF	HIGH	Shutdown of LS, HS Activated, Error Detected
Over-Voltage I _{OUT} > I _{CP}	Х	Х	OFF	OFF	HIGH	Shutdown of LS, HS Error Detected Reset with /INH HIGH to LOW to HIGH when condition no longer exists
Under-Voltage	Х	Х	OFF	OFF	LOW	UV Lockout
Over-Temperature or Shorted LS or HS	LOW	Х	OFF	OFF	LOW	Standby Mode, Reset of Latch
Over-Temperature or Shorted LS or HS	HIGH	X	OFF	OFF	HIGH	Shutdown with Latch, Error Detected
Current Limit	HIGH	HIGH	OFF	ON	HIGH	Switched Mode, Error Detected ⁽²⁾
Current Limit	HIGH	LOW	ON	OFF	HIGH	Switched Mode, Error Detected ⁽²⁾

Notes:

- Device resumes normal operation after t_{CLS} . The error signal is reset after 2 x t_{CLS} . X=Don't care input and CS=Current Sense Mode status flag.

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only. $T_J = -40$ °C to +150°C; all voltages with respect to ground, and positive current flowing into pin (unless otherwise specified).

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit	
V _{BATT}	Supply Voltage ⁽⁴⁾		-0.3		45	V	
V _{IN} /V _{INH}	Logic Input Voltage ⁽⁴⁾		-0.3		45	V	
V_{SR}	Voltage at SR Pin ⁽⁴⁾		-0.3		1.5	V	
V _{IS}	Voltage at IS Pin ⁽⁴⁾		-0.3		7.5	V	
I _{D(HS)} , I _{D(LS)}	HS/LS Continuous Drain Current ^(4,5)	T _C < 85°C		-46/46		Α	
I _{D(HS),} I _{D(LS)}	HS/LS Pulsed Drain Current ^(4,5)	T _C < 85°C Single Pulse < 5 µs		-90/90		Α	
I _{D(HS)} , I _{D(LS)}	HS/LS PWM Current ^(4,5)	T _C < 125°C f=1 kHz, DC=50%		-55/55		Α	
Temperat	ures		V				
TJ	Junction Temperature ⁽⁴⁾		-40		150	°C	
T _{STG}	Storage Temperature ⁽⁴⁾		-55		150	°C	
Electrosta	Electrostatic Discharge Capability (ESD)						
ESD	Human Body Model JESD22 A414(6)	IN, /INH, SR, IS	-2		2	ls\/	
ESD	Human Body Model, JESD22-A114 ⁽⁶⁾	OUT, GND, VBATT	-6		6	kV	

Notes:

- 4. Not subject to production testing, specified by design.
- 5. Maximum reachable current may be smaller, depending on current-limit level.
- 6. ESD susceptibility, HBM according to AEC_Q100-0042 / JESD22-A114-B (1.5 kΩ, 100 pF).

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
V _{BATT(NOM)}	Supply Voltage Range for Nominal Operation		7		18	V
V _{BATT(EXT)}	Supply Voltage Range for Extended Operation	Parameter Deviations Possible	5.5		28.0	V
TJ	Junction Temperature		-40		150	°C
Θ _{JC(LS)}	Thermal Resistance, Junction-Case, Low-Side Switch $\Theta_{JC(LS)}=\Delta T_J$ (LS) / P_V (LS) ⁽⁷⁾			0.8	/	°C/W
OJC(HS)	Thermal Resistance, Junction-Case, High-Side Switch $\Theta_{JC(HS)}=\Delta T_J$ (HS) $/$ P _V (HS) ⁽⁷⁾			0.45		°C/W
ӨЈА	Thermal Resistance, Junction-Ambient ⁽⁷⁾	Using Pad Area of One Square Inch of Two-Ounce Copper		40		°C/W

Note:

7. Not subject to production test; specified by design.

Electrical Characteristics

Unless otherwise specified, $V_{BATT} = 7 \text{ V}$ to 18 V, $T_J = -40 ^{\circ}\text{C}$ to +150 $^{\circ}\text{C}$, $I_L = 0 \text{ A}$, all voltages with respect to ground, and positive current flowing into pin.

Symbol	Parameter	Parameter Condition		Тур.	Max.	Unit
IV _{BATT(ON)}	Supply Current	V_{INH} =5 V, V_{IN} =5 V, R_{SR} =0 Ω , DC-Mode, No Fault Condition			5.0	mA
IV _{BATT(OFF)}	Quiescent Current	V _{INH} =0 V, V _{IN} =0 V			450	μΑ

Power Stage Characteristics

The power stages of the FAN7093 consist of a P-channel vertical DMOS transistor for the high-side switch and an N-channel vertical DMOS transistor for the low-side switch. All protection and diagnostic functions are located in the control die. Both switches can be operated up to 60 kHz², allowing active freewheeling and minimizing power dissipation in the forward operation of the integrated diodes.

The on-state resistance, R_{DS(ON)}, is dependent on the supply voltage V_{BATT} as well as on the junction temperature, T_J.

Power Stages — Static Characteristics

Unless otherwise specified, V_{BATT}=7 V to 18 V, T_J=-40°C to +150°C, all voltages with respect to ground, and positive current flowing into pin.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
High-Side S	Switch					
R _{DS(ON)_HS}	On-State High-Side Resistance	I _{OUT} =-20 A; V _{BATT} =14 V ⁽⁸⁾			12.3	mΩ
I _{LEAK(HS)}	Leakage Current	V _{INH} =0 V, V _{OUT} =0 V			50	μA
V_{RDF}	Reverse Diode Forward-Voltage ⁽⁹⁾	I _{OUT} =-9 A			1.5	V
Low-Side S	witch					
R _{DS(ON)_LS}	On-State Low-Side Resistance	I _{OUT} =20 A; V _{BATT} =14 V ⁽⁸⁾	A		18.2	mΩ
I _{Leak(LS)}	Leakage Current	V _{INH} =0 V, V _{OUT} =V _{BATT}			10	μA
	Reverse Diode Forward-Voltage ⁽⁹⁾	I _{ОUТ} =9 A			-1.5	V

Notes:

 Specified R_{DS(ON)} value is related to normal soldering points; R_{DS(ON)} values are specified for FAN7093_F085: pin 1,7 to pin 8 (tab, backside).

Due to active freewheeling, the diode is conducting only for a few μs, depending on the value of the external R_{SR} resistor.

_

 $^{^2}$ The *minimum* duty cycle is 34% when $V_{\text{BATT}} = 14$ V, R_{SR} is shorted and the following parameters are at their typical values: $t_{\text{d(ON)HS}},\,t_{\text{d(ON)HS}},\,t_{\text{Slew(on)HS}},$ and $t_{\text{Slew(on)LS}}.$

Switching Times

Due to the timing differences for the rising and the falling edges, there is a slight difference between the length of the input pulse and the length of the output pulse, as shown in Figure 4.




Figure 4. Timing Diagrams

Power Stages - Dynamic Characteristics

Unless otherwise specified; V_{BATT} =7 V - 14 V, T_J =-40°C to +150°C, R_L =2 Ω , /INH HIGH, all voltages with respect to ground, and positive current flowing into pin.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit	
High-Side Sw	itch Dynamic Characte	eristics		1			
		R _{SR} =0Ω	15	19	24		
M	Slew Rate ⁽¹⁰⁾	$R_{SR}=5.1 \text{ k}\Omega$	12	15	17	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	
$V_{Slew(ON)HS}$	Siew Rate	R_{SR} =51 k Ω	5	6	7	V/µs	
		R _{SR} =Open, R _L to GND	0.8	1.0	1.2		
t _{d(ON)} HS	Turn-On Delay	/INH High; IN LOW to HIGH; OUT with RL to GND (see Figure 4 top)	0.45	2.10	4.20	μs	
ow-Side Swi	tch Dynamic Characte	ristics	-//				
- 14		R_{SR} = 0Ω	18	21	24		
	Slew Rate ⁽¹⁰⁾	R_{SR} =5.1 k Ω	13	17	19	V/µs	
$V_{Slew(ON)LS}$	Siew Rate	R_{SR} =51 k Ω	5	7	7		
	R _{SR} =Open, R _L to VBATT	0.8	1.2	1.2			
t _{d(ON)LS}	Turn-On Delay	/INH HIGH; IN HIGH to LOW; OUT with RL to V _{BATT} (see Figure 4 bottom)	0.45	2.10	4.20	μs	

Note:

10. Not production tested.

Protection Functions

The device provides several integrated protection functions designed to prevent IC damage in fault conditions. Fault conditions are considered as "outside" the normal operating range. Protection functions are not for continuous or repetitive operation, with the exception of current-limit protection. In a fault condition, the FAN7093 applies the highest slew rate possible, independent of the connected slew rate resistor (RsR). Over-voltage, over-temperature, and over-current situations are indicated by a fault current flag $I_{\rm IS(LIM)}$ at the IS pin. The following describes the protection functions in order of priority. Over-voltage protection overrides all other protections.

Over-Voltage Protection (OVP)

To ensure a high immunity against over-voltage conditions like load dump, the device turns off the low-side MOSFET and turns on the high-side MOSFET when the supply voltage exceeds the over-voltage protection level $V_{\rm OV(OFF)}.$ The control IC returns to normal operation $t_{\rm lock}{=}140~\mu s$ (Typ.) after the supply voltage decreases below the over-voltage lockout level, $V_{\rm OV(ON)}.$ In H-bridge configurations, this behavior leads to freewheeling in the high side during over-voltage condition. If the load current exceeds $I_{\rm CP}$ in over-voltage lockout, the IC turns off the high-side driver and latches this state. See Table 1, which shows the condition of the IS pin flag. This state can be reset (if the conditions no longer exist) when /INH goes from HIGH to LOW to HIGH again.

Under-Voltage Protection (UVP)

To avoid uncontrolled motion; for example, a driven motor at low voltages; the control IC turns off all MOSFETS when the supply voltage drops below the turn-off voltage, $V_{UV(OFF)}$. The control IC resumes to normal operation when the supply voltage rises above the turn-on voltage $V_{UV(ON)}$. Notice that the IS pin does NOT flag this fault condition.

Over-Temperature Protection (OTP)

The FAN7093 is protected against over-temperature by an integrated temperature sensor in the control IC. Over-temperature protection turns off both output stages. This state is latched until the device is reset by a LOW signal with a minimum pulse length of t_{reset} at the /INH pin, assuming the control IC temperature decreased by at least the thermal hysteresis. Repetitive use of the over-temperature protection decreases product life.

Current Limitation

The current is measured in both MOSFETS. As soon as the current reaches the limit I_{CL} , the low-side or high-side MOSFET is deactivated and the other MOSFET activated for t_{CLS} . During that time, changes at the IN pin are ignored. The /INH pin can still be used to turn off both MOSFETs. After t_{CLS} , the MOSFETS return to their initial setting. The error signal at the IS pin is reset after 2 x t_{CLS} . Unintentional triggering of the current-limit circuitry through short current spikes (e.g. inflicted by EMI coming from a motor) is suppressed by an internal filter. Reaction delay of the filter circuitry affects the current limit level I_{CL} , depending on slew rate of the load current dl/dt.




Figure 5. Current Limitation Timing Diagram (Inductive Load)

In combination with a typical inductive load, such as a motor, this results in a switched-mode current limitation. This method of limiting current has the advantage of greatly reduced power dissipation compared to driving the MOSFET in linear mode. Therefore, it is possible to use the current limitation for a short time without exceeding the maximum allowed junction temperature (e.g. for limiting the inrush current during motor startup). However, regular use of the current limitation is only allowed as long as the specified maximum junction temperature is not exceeded. Exceeding this temperature reduces the life of the device.

Short-Circuit Protection (SCP)

The device is short-circuit protected against:

- Output Shorted to Ground
- Output Shorted to Battery Voltage
- Short-Circuit between the Load Connections

The short-circuit protection is a combination of current limit and over-temperature shutdown of the device.

Electrical Characteristics - Protection Functions

Unless otherwise specified; $V_{BATT}=7~V$ to 18 V, $T_{J}=-40^{\circ}C$ to +150°C, all voltages with respect to ground, and positive current flowing into pin.

Or made of	Paramatan.	0 1'd'	Li			
Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
Under-Voltage	e Shutdown					
V _{UV(ON)}	Turn-Off Voltage	V _{BATT} Increasing			5.6	V
V _{UV(OFF)}	Turn-On Voltage	V _{BATT} Decreasing	4.9			V
V _{UV(HY)}	Hysteresis			0.15		V
Over-Voltage	Lockout					
V _{OV(ON)}	Turn-Off Voltage	V _{BATT} Decreasing	28			V
V _{OV(OFF)}	Turn-On Voltage	V _{BATT} Increasing	27		35	V
V _{OV(HY)}	Hysteresis			1.0		V
t _{lock}	Lockout Time			140		μs
Current Limit	ation					
I _{CL}	Current Limit Detection Level High- and Low-Side		39	50	61	А
I _{CP}	Peak Current Limit Detection Level High- and Low-Side ⁽¹¹⁾		72	88	105	Α
Current Limits	ation Timing				•	
t _{CLS}	Shut-Off Time for HS and LS		100	150	200	μs
Thermal Shut	down					
T _{SD(SENSE)}	Turn-Off Temperature Sense		170		190	°C
T _{SD(SENSE)}	Turn-On Temperature Sense		150		170	°C
T _{SD(HYS)}	Thermal Hysteresis	ÿ		15		K
t _{reset}	Reset Pulse at /INH Pin (/INH LOW)		4			μs

Note:

11. Not production tested; specified by design.

Control and Diagnostics

Input Circuit

The internal gate drivers for the MOSFETS are controlled through inputs IN and /INH and are TTL / CMOS-compatible Schmitt triggers with hysteresis. Setting the /INH pin to HIGH enables the device. In this condition, one of the two power MOSFETS turn on, depending on the input level of the IN pin. To deactivate both switches, the /INH pin must be set LOW. No external driver is needed. The FAN7093 can interface directly with a microcontroller as long as the maximum ratings are not exceeded.

Dead-Time Generation

The dead time is generated on the control IC to prevent shoot-through between the power MOSFETS. The dead-time is independent of the selected slew rate to reach a high PWM frequency of 60 kHz.

Adjustable Slew Rate

To optimize electromagnetic emission (EMI), the switching speed of the MOSFETs is adjustable by an external resistor. The slew rate pin, SR, allows designers to optimize the balance between emission and power dissipation within the application by connecting an external resistor R_{SR} to GND. If the SR pin is open by design or if intermittent disconnect occurs, the slew rate is set to the value shown in the Power Stages - Dynamic Characteristics table.

Status Flag Diagnostic with Current-Sense Capability

The status pin, IS, is used as a combined current sense and error flag output. In normal operation (Current-Sense Mode), a current source in the control IC is connected to the status pin, which delivers a current proportional to the forward load current flowing through the active high-side or low-side MOSFET. Current flow in the reverse direction cannot be detected except for a marginal leakage current I_{IS(LK)}. External resistor R_{IS} determines the voltage per output current. The current-sense ratio value is shown in the Electrical Characteristics - Control and Diagnostics table. In case of a fault condition, the status output is connected to a current source independent of the load current and provides IIS(lim). The maximum voltage at the IS pin is determined by the choice of the external resistor and the supply voltage. When in a current-limit condition, I_{IS(lim)}, is active for a time 2 x t_{CLS}; the flag indicates the error for time t_{CL} after the condition no longer exists, but constantly stays active as long as the current-limit condition exists.




Figure 6. Sense Current vs. Load Current and Flag Current




Figure 7. Current Sense Mode, Normal Operation




Figure 8. Error Flag Mode, Fault Condition

Electrical Characteristics - Control and Diagnostics

Unless otherwise specified, V_{BATT}=7V to 18V, T_J=-40 °C to +150 °C, all voltages with respect to ground, positive current flowing into pin.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
V_{INXL}	Low Level Voltage, /INH, IN		1.5			V
V _{INXH}	High Level Voltage, /INH, IN				3.5	V
V _{INXH(HYS)}	Input Voltage Hysteresis		500			mV
I _{INXH}	Input Current High Level	V _{INH} =V _{IN} =0.4 V to 5.3 V	20		80	μA
		R _{IS} =800 Ω	4.5	8.5	13.5	
KILIS	Current Sense Ratio in Static on- Condition KILIS=I ₁ /I _{IS}	I _L =8 A to 50 A				10³
	Condition rate = 15/15	I _L =1.1 A to 8 A	3.5			
I _{IS(LIM)}	Maximum Analog Sense Current	R _{IS} =800 Ω	4.5		5.5	mA
I _{IS(FAULT)}	Sense Current in Fault Condition ⁽¹²⁾	R _{IS} =800 Ω	5.5		7.0	mA
V _{IS(FAULT)}	Maximum IS Output Voltage	R _{IS} ≥ 3 kΩ			7.5	V
I _{ISLEAK}	I _{SENSE} Leakage Current	/INH HIGH, IN=X, I _L =0 A			300	μA
t _{SET}	Settling time ^(12,13)	Resistive Load, V _{BATT} =14 V, I _L =3 A, /INH HIGH, SR to GND			4	μs

Notes:

- 12. Not subject to production test; specified by design.
- 13. The settling time is from when IN transitions 0 to 1 (the low-side goes OFF and the high-side goes ON) and 1 to 0 (the high-side goes OFF and the low-side goes ON) to when $V_{(IS)}$ reaches 90% of its final value.

Application Information




Figure 9. Full-Bridge Motor Application




Figure 10. Half-Bridge Motor Application

Physical Dimensions




Figure 11. 8-Lead, TO263, Molded, JEDEC Variation CA

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/dwg/TO/TO263A08.pdf.



TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

2Cool™ FPS™ AccuPower™ F-PFS™ AX-CAP® FRFFT[®]

BitSiC™ Global Power Resource GreenBridge™ Build it Now™ Green FPS™ CorePLUS™ Green FPS™ e-Series™ CorePOWER™ CROSSVOLT™ Gmax™

CTL™ GTO™ Current Transfer Logic™ IntelliMAX™ DEUXPEED ISOPLANAR™

Dual Cool™ Making Small Speakers Sound Louder EcoSPARK® and Better™

EfficientMax™ MegaBuck¹ ESBC[™] MICROCOUPLER™ MicroFET¹

MicroPak™ Fairchild[®] MicroPak2™ Fairchild Semiconductor® MillerDrive™ FACT Quiet Series™ MotionMax™ FACT mWSaver™ FAST® OptoHiT™ FastvCore™ OPTOLOGIC[®] FETBench™ OPTOPLANAR®

PowerTrench® PowerXS^{TN} Programmable Active Droop™ **QFET** QS™ Quiet Series™ RapidConfigure™ Saving our world, 1mW/W/kW at a time™ SignalWise

SmartMax™ SMART START

Solutions for Your Success™ SPM STEALTH™ SuperFET[®] SuperSOT™-3 SuperSOT™-6 SuperSOT™-8 SupreMOS® SyncFET™

Sync-Lock™ SYSTEM GENERAL® TinyBoost™ TinyBuck™ TinyCalc™ TinyLogic[®] TINYOPTO™ TinyPower™ TinyPWM™ TinyWire™ TranSiC™ TriFault Detect™ TRUECURRENT®* μSerDes™

UHC Ultra FRFET™ UniFET™ **VCX™** VisualMax™ VoltagePlus™ XS™

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- 2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. 164

^{*} Trademarks of System General Corporation, used under license by Fairchild Semiconductor.