## FAIRCHILD

SEMICONDUCTOR

# DM74AS286 9-Bit Parity Generator/Checker with Bus-Driver Parity I/O Port

#### **General Description**

These universal, 9-bit parity generators/checkers utilize advanced Schottky high performance circuitry and feature odd/even outputs to facilitate operation of either odd or even parity applications. The word length capability is easily expanded by cascading.

The DM74AS286 can be used to upgrade the performance of most systems utilizing the DM74AS280 parity generator/ checker. Although the DM74AS286 is implemented without expander inputs, the corresponding function is provided by the availability of an input pin XMIT. XMIT is a control line which makes parity error output active and parity an input port when HIGH; when LOW, parity error output is inactive and parity becomes an output port. In addition, parity I/O control circuitry contains a feature to keep the I/O port in the 3-STATE during power UP or DOWN to prevent bus glitches.

#### Features

- PNP inputs to reduce bus loading
- Generates either odd or even parity for nine data lines

October 1986


Revised April 2000

- Inputs are buffered to lower the drive requirements
- Can be used to upgrade existing systems using MSI parity circuits
- Cascadable for n-bits
- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V<sub>CC</sub> range
- A parity I/O portable to drive bus

### **Ordering Code:**

Order Number	Package Number	Package Description				
DM74AS286M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow				
DM74AS286N N14A 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide						
Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.						

#### **Connection Diagram**



#### Function Table

Number of Inputs (A thru I)	Parity I/O		хміт	Parity Error	Mode of
that are HIGH	Input	Output			Operation
0, 2, 4, 6, 8	N/A	Н	L	Н	Parity
1, 3, 5, 7, 9	N/A	L	L	Н	Generator
0, 2, 4, 6, 8	Н	N/A	Н	Н	Parity
0, 2, 4, 6, 8	L	N/A	Н	L	Checker
1, 3, 5, 7, 9	Н	N/A	Н	L	Parity
1, 3, 5, 7, 9	L	N/A	Н	Н	Checker

L = LOW Logic Level H = HIGH Logic Level N/A = Not Applicable

© 2000 Fairchild Semiconductor Corporation DS006305

www.fairchildsemi.com

## Absolute Maximum Ratings(Note 1)

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	0°C to +70°C
Storage Temperature Range	$-65^{\circ}C$ to $+150^{\circ}C$
Typical θ <sub>JA</sub>	
N Package	77.0°C/W
M Package	108.0°C/W

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

## **Recommended Operating Conditions**

Symbol	Parameter		Min	Тур	Max	Units
V <sub>CC</sub>	Supply Voltage		4.5	5	5.5	V
V <sub>IH</sub>	HIGH Level Input Voltage		2			V
V <sub>IL</sub>	LOW Level Input Voltage				0.8	V
I <sub>он</sub>	HIGH Level Output Current	Parity I/O			-15	mA
		Parity Error			-2	mA
l <sub>OL</sub>	LOW Level Output Current	Parity I/O			48	mA
		Parity Error			20	mA
T <sub>A</sub>	Operating Free-Air Temperature	•	0		70	°C

## **Electrical Characteristics**

over recommended free-air temperature range. All typical values are measured at V\_{CC} = 5V, T\_A = 25^{\circ}C.


Symbol	Parameter	Conditions		Min	Тур	Max	Units
V <sub>IK</sub>	Input Clamp Voltage	$V_{CC} = 4.5V, I_{IN} = -18 \text{ mA}$	V <sub>CC</sub> = 4.5V, I <sub>IN</sub> = -18 mA			-1.2	V
V <sub>OH</sub>	HIGH Level	$I_{OH} = Max, V_{CC} = 4.5V$		2.4	3.2		V
	Output Voltage	$V_{CC} = 4.5V$ to 5.5V, $I_{OH} = -2$ m	A	V <sub>CC</sub> – 2			V
V <sub>OL</sub>	LOW Level Output Voltage	$V_{CC} = 4.5V$ , $I_{OL} = Max$	$V_{CC} = 4.5V, I_{OL} = Max$		0.35	0.5	V
I <sub>I</sub>	Input Current at Maximum	$V_{CC} = 5.5V, V_{IH} = 7V$	$V_{CC} = 5.5V, V_{IH} = 7V$			0.1	mA
	Input Voltage	$(V_I = 5.5V \text{ for Parity I/O})$				0.1	IIIA
IIH	HIGH Level Input Current	$V_{CC} = 5.5V$	Others			20	
		V <sub>IH</sub> = 2.7V (Note 2)	Parity I/O			50	μA
IIL	LOW Level Input Current	V <sub>CC</sub> = 5.5V, V <sub>IL</sub> = 0.4V (Note 2)				-0.5	mA
I <sub>O</sub>	Output Drive Current	$V_{CC} = 5.5V, V_{OUT} = 2.25V$		-30		-112	mA
I <sub>CC</sub> Supply Current		V <sub>CC</sub> = 5.5V, Transmit Mode				43	mA
		$\overline{XMIT} = LOW$	$\overline{XMIT} = LOW$			43	IIA
		Receive Mode			50		mA
		XMIT = HIGH				50	IIIA

Note 2: For I/O ports, the parameters I<sub>IH</sub> and I<sub>IL</sub> include the OFF-state current, I<sub>OZH</sub> and I<sub>OZL</sub>.

www.fairchildsemi.com


over recommended supply and temperature range							
Symbol	Parameter	From	То	Min	Max	Units	
t <sub>PLH</sub>	Propagation Delay Time	Any Data Input	Parity I/O	3	15	ns	
	from LOW-to-HIGH Level Output	Any Data input			15		
t <sub>PHL</sub>	Propagation Delay Time	Any Data Input	Parity I/O	3	14	ns	
	from HIGH-to-LOW Level Output	Any Data Input					
t <sub>PLH</sub>	Propagation Delay Time	Any Data Input	Parity Error	3	16.5	ns	
	from LOW-to-HIGH Level Output	Any Data Input		5	10.5	113	
· · · · ·	Propagation Delay Time	Any Data Input	Parity Error	3	16.5	ns	
	from HIGH-to-LOW Level Output	Any Data Input					
t <sub>PLH</sub>	Propagation Delay Time	Parity I/O	Parity Error	3	9	ns	
	from LOW-to-HIGH Level Output	T arity 1/0					
t <sub>PHL</sub>	Propagation Delay Time	Parity I/O	Parity Error	3	9	ns	
	from HIGH-to-LOW Level Output	Tanty 70					
t <sub>PZL</sub>	Output Enable Time to LOW Level	XMIT	Parity I/O	3	16	ns	
t <sub>PLZ</sub>	Output Disable Time from LOW Level	XMIT	Parity I/O	3	10	ns	
t <sub>PZH</sub>	Output Disable Time from HIGH Level	XMIT	Parity I/O	3	13	ns	
t <sub>PHZ</sub>	Output Enable Time to HIGH Level	XMIT	Parity I/O	3	11.5	ns	


# **Typical Applications**




Number of	Parity		
Inputs that	Result		
are Logic "1"	Output		
0, 2, 4, 6, 8, 10	Even	L	
1, 3, 5, 7, 9	Н		

FIGURE 1. Dedicated 10-Bit Parity Sensing Configuration







www.fairchildsemi.com

