FAIRCHILD

SEMICONDUCTOR

DM74AS240 • DM74AS244 **3-STATE Bus Driver/Receiver**

General Description

This family of Advance Schottky 3-STATE Bus circuits are designed to provide either bidirectional or unidirectional buffer interface in Memory, Microprocessor, and Communication Systems. The output characteristics of the circuits have low impedance sufficient to drive terminated transmission lines down to 133Ω . The input characteristics of the circuits likewise have a high impedance so it will not significantly load the transmission line. The package contains eight 3-STATE buffers organized with four buffers having a common 3-STATE enable gate. The DM74AS240 and DM74AS244 are eight wide in a 20 pin package, and may be used as a 4 wide bidirectional or eight wide unidirectional. The buffer selection includes inverting and noninverting, with enable or disable 3-STATE control.

Features

■ Advanced oxide-isolated, ion-implanted Schottky TTL process

October 1986

Revised March 2000


- Improved switching performance with less power dissipation compared with Schottky counterpart
- Functional and pin compatible with 74LS and Schottky counterpart
- \blacksquare Switching response specified into 500 Ω and 50 pF
- Specified to interface with CMOS at $V_{OH} = V_{CC} 2V$

Ordering Code:


Order Number	Package Number	Package Description
DM74AS240WM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
DM74AS240N	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
DM74AS244WM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
DM74AS244N	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagrams



Function Tables



DM74AS240 DM74AS244 Inputs Output Output Inputs G Α Υ G Α Y н Ι Ι Τ Τ Ι н L L н Н L 7 н х 7 н х L = LOW Logic Level H = HIGH Logic Level X = Either LOW or HIGH Logic Level Z = High Impedance

© 2000 Fairchild Semiconductor Corporation DS006298

Absolute Maximum Ratings(Note 1)

Supply Voltage, V _{CC}	7V
Input Voltage	7V
Voltage Applied to Disabled Output	5.5V
Operating Free Air Temperature Range	0°C to +70°C
Storage Temperature Range	$-65^{\circ}C$ to $+150^{\circ}C$
Typical θ _{JA}	
N Package	57.0°C/W
M Package	76.0°C/W

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	V
V _{IH}	HIGH Level Input Voltage	2			V
V _{IL}	LOW Level Input Voltage			0.8	V
I _{OH}	HIGH Level Output Current			-15	mA
I _{OL}	LOW Level Output Current			64	mA
T _A	Free Air Operating Temperature	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.

Symbol	Parameter	Conditions		Min	Тур	Max	Units	
V _{IK}	Input Clamp Voltage	$V_{CC} = 4.5V, I_{IN} = -18 \text{ mA}$					-1.2	V
V _{OH}	HIGH Level	$V_{CC} = 4.5V, I_{OH} = -3 \text{ mA}$			2.4	3.2		v
	Output Voltage	$V_{CC} = 4.5V$, $I_{OH} = Max$			2.4			
		$I_{OH} = -2 \text{ mA}, V_{CC} = 4.5 \text{V to } 5.5 \text{V}$			V _{CC} -2			
V _{OL}	LOW Level Output Voltage	$V_{CC} = 4.5V, I_{OL} = Max$			0.35	0.55	V	
l _l	Input Current at Max Input Voltage	$V_{CC} = 5.5V$	$V_{IN} = 7V$	Others			100	μA
I _{IH}	HIGH Level Input Current	$V_{CC} = 5.5 V$, V_{IN}	= 2.7V	Others			20	μA
Ι _{ΙL}	LOW Level Input Current	V _{CC} = 5.5V, V _{IN} = 0.4V AS24		AS240, (G, G),				
				(Control Inputs),			-500	
				DM74AS244 (G)				μA
				DM74AS244 (A)			-1000	
I _{OZH}	HIGH Level 3-STATE Output Current	V _{CC} = 5.5V, V= 2.7V					50	μA
I _{OZL}	LOW Level 3-STATE	V _{CC} = 5.5V, V = 0.4V DM74AS240, DM74AS244				50	μΑ	
	Output Current					-50		
I _O (Note 2)	Output Drive Current	V _{CC} = 5.5V, V _{OUT} = 2.25V			-50	-115	-150	mA
I _{CC}	DM74AS240	$V_{CC} = 5.5V$	_C = 5.5V Outputs HIGH			11	17	
	Supply Current	Outputs LOW			51	75	mA	
			3-STATE			24	38	
I _{CC}	DM74AS244	$V_{CC} = 5.5V$	V _{CC} = 5.5V Outputs HIGH			22	34	
	Supply Current	Outputs LOW 3-STATE			60	90	mA	
					34	54		


Note 2: The output conditions have been chosen to produce a current that closely approximates one half the true short-circuit output current, IOS.

Symbol	Parameter	Conditions	From	To	Min	Max	Units
t _{PLH}	Propagation Delay Time LOW-to-HIGH Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$ $R_1 = R_2 = 500\Omega$ $C_L = 50 \text{ pF}$	(Input)	(Output) Y	2	6.5	ns
t _{PHL}	Propagation Delay Time HIGH-to-LOW Level Output		A	Y	2	5.7	ns
t _{PZL}	Output Enable to LOW Level		G	Y	2	9	ns
t _{PZH}	Output Enable to HIGH Level		G	Y	2	6.4	ns
t _{PLZ}	Output Disable from LOW Level		G	Y	2	9.5	ns
t _{PHZ}	Output Disable from HIGH Level	1	G	Y	2	5	ns


2340 DM7409344

DM74AS244 Switching Characteristics

Symbol	Parameter	Conditions	From (Input)	To (Output)	Min	Max	Units
t _{PLH}	Propagation Delay Time LOW-to-HIGH Level Output	$V_{CC} = 4.5V \text{ to } 5.5V$ $R_1 = R_2 = 500\Omega$ $C_L = 50 \text{ pF}$	A	Y	2	6.2	ns
t _{PHL}	Propagation Delay Time HIGH-to-LOW Level Output		A	Y	2	6.2	ns
t _{PZL}	Output Enable to LOW Level		G	Y	2	7.5	ns
t _{PZH}	Output Enable to HIGH Level		G	Y	2	9	ns
t _{PLZ}	Output Disable from LOW Level		G	Y	2	9	ns
t _{PHZ}	Output Disable from HIGH Level		G	Y	2	6	ns



DM74AS240 • DM74AS244



DM74AS240 • DM74AS244 3-STATE Bus Driver/Receiver