

September 1986 Revised February 2000

# DM74ALS74A Dual D Positive-Edge-Triggered Flip-Flop with Preset and Clear

## **General Description**

The DM74ALS74A contains two independent positive edge-triggered flip-flops. Each flip-flop has individual D, clock, clear and preset inputs, and also complementary Q and  $\overline{Q}$  outputs.

Information at input D is transferred to the Q output on the positive going edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive going pulse. When the clock input is at either the HIGH or LOW level, the D input signal has no effect.

Asynchronous preset and clear inputs will set or clear Q output respectively upon the application of low level signal.

### **Features**


- Switching specifications at 50 pF
- $\blacksquare$  Switching specifications guaranteed over full temperature and  $V_{CC}$  range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin-for-pin compatible with Schottky and LS TTL counterpart
- Improved AC performance over LS74 at approximately half the power

# **Ordering Code:**

Order Number	Package Number	Package Description
DM74ALS74AM	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
DM74ALS74ASJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
DM74ALS74AN	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

# **Connection Diagram**



#### **Function Table**


	Inp	uts	Out	puts	
PR	CLR	CLK	D	Q	Q
L	Н	Х	Χ	Н	L
Н	L	X	Χ	L	Н
L	L	X	Χ	H (Note 1)	H (Note 1)
Н	Н	$\uparrow$	Н	Н	L
Н	Н	$\uparrow$	L	L	Н
Н	Н	L	Χ	$Q_0$	$\overline{Q}_0$

- L = LOW State
- H = HIGH State
- X = Don't Care
- ↑ = Positive Edge Transition
- Q<sub>0</sub> = Previous Condition of Q

**Note 1:** This condition is nonstable; it will not persist when preset and clear inputs return to their inactive (HIGH) level. The output levels in this condition are not guaranteed to meet the V<sub>OH</sub> specification.



# Logic Diagram



# **Absolute Maximum Ratings**(Note 2)

Supply Voltage 7V Input Voltage 7V Operating Free Air Temperature Range 0°C to +70°C

Storage Temperature Range –65°C to +150°C

Typical  $\theta_{JA}$ 

 N Package
 87.0°C/W

 M Package
 117.0°C/W

Note 2: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

# **Recommended Operating Conditions**

Symbol	Pa	Min	Nom	Max	Units	
V <sub>CC</sub>	Supply Voltage		4.5	5	5.5	V
V <sub>IH</sub>	HIGH Level Input Voltage	2			V	
V <sub>IL</sub>	LOW Level Input Voltage			0.8	V	
I <sub>OH</sub>	I <sub>OH</sub> HIGH Level Output Current I <sub>OL</sub> LOW Level Output Current				-0.4	mA
I <sub>OL</sub>					8	mA
f <sub>CLK</sub>			0		34	MHz
t <sub>W(CLK)</sub>	Width of Clock Pulse	HIGH	14.5			ns
		LOW	14.5			ns
t <sub>W</sub>	Pulse Width Preset & Clear	LOW	14.5			ns
t <sub>SU</sub>	Data Setup Time	Data	15↑ (Note 3)			
		PRE or CLR Inactive	10 <sup>↑</sup> (Note 3)			ns
t <sub>H</sub>	Data Hold Time	•	0↑ (Note 3)			ns
T <sub>A</sub>	Free Air Operating Temperature		0		70	°C

Note 3: The (1) arrow indicates the positive edge of the Clock is used for reference.

# **Electrical Characteristics**

over recommended operating free air temperature range. All typical values are measured at  $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$ .

Symbol	Parameter	Conditions		Min	Тур	Max	Units	
V <sub>IK</sub>	Input Clamp Voltage	$V_{CC} = 4.5V, I_I = -18 \text{ mA}$				-1.5	V	
V <sub>OH</sub>	HIGH Level Output Voltage	$I_{OH} = -0.4 \text{ mA}$ $V_{CC} = 4.5 \text{V to } 5.5 \text{V}$		V <sub>CC</sub> – 2			V	
V <sub>OL</sub>	LOW Level Output Voltage	$V_{CC} = 4.5V$ $V_{IH} = 2V$	I <sub>OL</sub> = 8 mA		0.35	0.5	V	
I	Input Current @	$V_{CC} = 5.5V,$	Clock, D			0.1	mA	
	Max Input Voltage	$V_{IH} = 7V$	Preset, Clear			0.2	IIIA	
I <sub>IH</sub>	HIGH Level	$V_{CC} = 5.5V$ ,	Clock, D			20	μА	
	Input Current	$V_{IH} = 2.7V$	Preset, Clear			40	μА	
I <sub>IL</sub>	LOW Level	$V_{CC} = 5.5V$ ,	Clock, D			-0.2	mA	
	Input Current	$V_{IL} = 0.4V$	Preset, Clear (Note 5)			-0.4	IIIA	
Io	Output Drive Current	$V_{CC} = 5.5V, V_{O} = 2.25V$		-30		-112	mA	
I <sub>CC</sub>	Supply Current	V <sub>CC</sub> = 5.5V (Note 4)			2.4	4	mA	


Note 4: I<sub>CC</sub> is measured with D, CLK and PRESET grounded, then with D, CLK and CLEAR grounded.

Note 5:  $I_{\rm IL}$  PRE and CLR pins not guaranteed to meet specifications with both PRE and CLK LOW.


# **Switching Characteristics**

over recommended operating free air temperature range.

Parameter	Conditions	From	То	Min	Max	Units
f <sub>MAX</sub>	V <sub>CC</sub> = 4.5V to 5.5V			34		MHz
t <sub>PLH</sub>	$R_L = 500\Omega$	Preset or Clear	Q or Q	3	13	ns
t <sub>PHL</sub>	C <sub>L</sub> = 50 pF	1 reset of Olear	QUIQ	5	15	ns
t <sub>PLH</sub>		Clock	Q or Q	5	16	ns
t <sub>PHL</sub>		SIJOR	Q OI Q	5	18	ns



14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow Package Number M14A



N144 (REV.E)

#### Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 0.740 - 0.770(18.80 - 19.56)0.090 (2.286) 14 13 12 11 10 9 8 14 13 12 0.250 ± 0.010 PIN NO. 1 IDENT PIN NO. 1 IDENT 1 2 3 4 5 6 7 1 2 3 $\frac{0.092}{(2.337)}$ DIA 0.030 MAX (0.762) DEPTH OPTION 1 OPTION 02 $\frac{0.135 \pm 0.005}{(3.429 \pm 0.127)}$ 0.300 - 0.320 $\overline{(7.620 - 8.128)}$ 0.065 $\frac{0.145 - 0.200}{(3.683 - 5.080)}$ 0.060 4° TYP Optional (1.524) (1.651)0.008-0.016 TYP 0.020 (0.203 - 0.406)(0.508) 0.125 - 0.150 $0.075 \pm 0.015$ $\overline{(3.175 - 3.810)}$ 0.280 (1.905 ± 0.381) (7.112) MIN 0.014 - 0.0230.100 ± 0.010 (2.540 ± 0.254) TYP (0.356 - 0.584)

14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N14A

 $\frac{0.050\pm0.010}{(1.270-0.254)}$  TYP

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

 $0.325 + 0.040 \\ -0.015 \\ \hline (8.255 + 1.016) \\ -0.381)$ 

www.fairchildsemi.com