FAIRCHILD

SEMICONDUCTOR

DM74ALS564A **Octal D-Type Edge-Triggered Flip-Flop with 3-STATE Outputs**

General Description

These 8-bit registers feature totem-pole 3-STATE outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased high-logic-level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight flip-flops of the DM74ALS564A are edge-triggered inverting D-type flip-flops. On the positive transition of the clock, the \overline{Q} outputs will be set to the complement of the logic states that were set up at the D inputs.

A buffered output control input can be used to place the eight outputs in either a normal logic state (HIGH or LOW logic levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly.

The output control does not affect the internal operation of the flip-flops. That is, the old data can be retained or new data can be entered even while the outputs are OFF.


Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and $V_{\mbox{\scriptsize CC}}$ range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- 3-STATE buffer-type outputs drive bus lines directly

Ordering Code:

Order Number	Package Number	Package Description			
DM74ALS564AWM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide			
DM74ALS564AN	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide			
Devices also available in	Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.				

Connection Diagram





Function Table Logic Diagram Output Clock D Output OUTPUT ____ Control ____ Control Q L Î Н L \uparrow L L Н 10 _2 х $\overline{\mathsf{Q}}_0$ L L н х Ζ Х L = LOW State H = HIGH State X = Don't Care $\uparrow = Positive Edge Transition$ Z = High Impedance State $\overline{Q}_0 = Previous Condition of \overline{Q}$ 3 20 -4 3D — 40 ____ 50 _____ 6D <u>7</u> 70 _8 80 <u>9</u> CLOCK -11

٥D Νīτ 19 IQ D CK <u>18</u> 20 0 X CK <u>17</u>_ 30 D **Č**K <u>16</u> 40 D **D** CK <u>15</u> 50 **)** CK <u>14</u> 60 **CK** <u>13</u> 70 Q D **D** CK 12 8Ū

Absolute Maximum Ratings(Note 1)

Supply Voltage	7V
Input Voltage	7V
Voltage Applied to Disabled Output	5.5V
Operating Free Air Temperature Range	$0^{\circ}C$ to $+70^{\circ}C$
Storage Temperature Range	–65°C to +150°C
Typical θ _{JA}	
N Package	56.0°C/W
M Package	75.0°C/W

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Min	Nom	Max	Units
V _{CC}	Supply Voltage		4.5	5	5.5	V
/ _{IH}	HIGH Level Input Voltage		2			V
V _{IL}	LOW Level Input Voltage				0.8	V
I _{ОН}	HIGH Level Output Current				-2.6	mA
I _{OL}	LOW Level Output Current				24	mA
СLOCK	Clock Frequency		0		30	MHz
t _W	Width of Clock Pulse	HIGH	14			ns
		LOW	14			ns
t _{SU}	Data Setup Time (Note 3)		15↑			ns
t _H	Data Hold Time (Note 3)		0↑			ns
Γ _A	Free Air Operating Temperature		0		70	°C

Note 2: This product meets application requirements of 500 temperature cycles from -65° C to $+150^{\circ}$ C. **Note 3:** The ($\hat{1}$) arrow indicates the positive edge of the Clock is used for reference.

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at $V_{CC} = 5V$, $T_{A} = 25^{\circ}C$

Symbol	Parameter	Conditions		Min	Тур	Max -1.2	Units V
V _{IK}	Input Clamp Voltage HIGH Level Output Voltage	$V_{CC} = 4.5 V$, $I_I = -18 \text{ mA}$	$V_{CC} = 4.5V, I_{I} = -18 \text{ mA}$				
V _{OH}		$V_{CC} = 4.5V$ $V_{IL} = V_{IL}Max$	I _{OH} = Max	2.4	3.2		V
		$V_{CC} = 4.5V$ to 5.5V	I _{OH} = -400 μA	V _{CC} – 2			V
V _{OL}	LOW Level	$V_{CC} = 4.5V$	I _{OL} = 12 mA		0.25	0.4	V
	Output Voltage	$V_{IH} = 2V$	$I_{OL} = 24 \text{ mA}$		0.35	0.5	V
lı I	Input Current @ Maximum Input Voltage	$V_{CC} = 5.5V, V_{IH} = 7V$				0.1	mA
I _{IH}	HIGH Level Input Current	$V_{CC} = 5.5V, V_{IH} = 2.7V$				20	μΑ
IIL	LOW Level Input Current	$V_{CC} = 5.5 V, V_{IL} = 0.4 V$				-0.2	mA
l _O	Output Drive Current	$V_{CC} = 5.5 V, V_{O} = 2.25 V$		-30		-112	mA
I _{OZH}	OFF-State Output Current HIGH Level Voltage Applied	$V_{CC} = 5.5V, V_{IH} = 2V$ $V_{O} = 2.7V$				20	μΑ
I _{OZL}	OFF-State Output Current LOW Level Voltage Applied	$V_{CC} = 5.5 V$, $V_{IH} = 2V$ $V_O = 0.4 V$				-20	μΑ
Icc	Supply Current	$V_{CC} = 5.5V$	Outputs HIGH		10	18	mA
		Outputs OPEN	Outputs LOW		15	24	mA
			Outputs Disabled		16	30	mA

DM74ALS564A

DM74ALS564	<
74AL	4
74AL	ဖ
74AL	ŝ
74A	S
74A	
Z	∢
DM7	4
ΣQ	~
Δ	5
	Ξ

Switching Characteristics

Symbol	Parameter	Conditions	From	То	Min	Max	Units
f _{MAX}	Maximum Clock Frequency	$V_{CC} = 4.5V$ to 5.5V			30		MHz
t _{PLH}	Propagation Delay Time LOW-to-HIGH Level Output	$R_L = 500\Omega$ $C_L = 50 pF$	Clock	Any Q	4	14	ns
t _{PHL}	Propagation Delay Time HIGH-to-LOW Level Output		Clock	Any Q	4	14	ns
t _{PZH}	Output Enable Time to HIGH Level Output		Output Control	Any Q	4	18	ns
t _{PZL}	Output Enable Time to LOW Level Output		Output Control	Any Q	4	18	ns
t _{PHZ}	Output Disable Time from HIGH Level Output		Output Control	Any Q	2	10	ns
t _{PLZ}	Output Disable Time from LOW Level Output		Output Control	Any Q	3	15	ns

