

November 1983 Revised October 2005

# CD4066BC Quad Bilateral Switch

#### **General Description**

The CD4066BC is a quad bilateral switch intended for the transmission or multiplexing of analog or digital signals. It is pin-for-pin compatible with CD4016BC, but has a much lower "ON" resistance, and "ON" resistance is relatively constant over the input-signal range.

#### **Features**

- Wide supply voltage range 3V to 15V
- High noise immunity 0.45 V<sub>DD</sub> (typ.)
- Wide range of digital and ±7.5 V<sub>PEAK</sub> analog switching
- $\blacksquare$  "ON" resistance for 15V operation 80 $\Omega$
- Matched "ON" resistance  $\Delta R_{ON} = 5\Omega$  (typ.) over 15V signal input
- "ON" resistance flat over peak-to-peak signal range
- High "ON"/"OFF" 65 dB (typ.) output voltage ratio  $@f_{is} = 10 \text{ kHz}, R_L = 10 \text{ k}\Omega$
- Control Line Biasing:
  Switch On (Logic 1), V<sub>C</sub> = V<sub>DD</sub>
  Switch Off (Logic 0), V<sub>C</sub> = V<sub>SS</sub>

- High degree linearity 0.1% distortion (typ.) High degree linearity @  $f_{is} = 1 \text{ kHz}$ ,  $V_{is} = 5V_{p\text{-}p}$ , High degree linearity  $V_{DD} - V_{SS} = 10V$ ,  $R_L = 10 \text{ k}\Omega$
- Extremely low "OFF" 0.1 nA (typ.) switch leakage: @  $V_{DD}$ - $V_{SS}$  = 10V,  $T_A$  = 25°C
- Extremely high control input impedance  $10^{12}\Omega(\text{typ.})$
- Low crosstalk -50 dB (typ.) between switches @  $f_{is} = 0.9$  MHz,  $R_L = 1$  k $\Omega$
- Frequency response, switch "ON" 40 MHz (typ.)

#### **Applications**


- Analog signal switching/multiplexing
  - Signal gating
  - Squelch control
  - Chopper
  - Modulator/Demodulator
  - · Commutating switch
- · Digital signal switching/multiplexing
- CMOS logic implementation
- Analog-to-digital/digital-to-analog conversion
- Digital control of frequency, impedance, phase, and analog-signal-gain

## **Ordering Code:**


Order Number	Package Number	Package Description					
CD4066BCM	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow					
CD4066BCSJ	M14D	Pb-Free 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide					
CD4066BCN	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide					

Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

## **Connection Diagram**



#### **Schematic Diagram**



## **Absolute Maximum Ratings**

(Note 1)

(Note 2) Supply Voltage  $(V_{DD})$ -0.5V to +18V Input Voltage (V<sub>IN</sub>)

Storage Temperature Range  $(T_S)$ 

Power Dissipation (P<sub>D</sub>)

700 mW Dual-In-Line Small Outline 500 mW

-0.5V to  $V_{CC} + 0.5V$ 

-65°C to +150°C

Lead Temperature  $(T_L)$ 

(Soldering, 10 seconds) 300°C

#### **Recommended Operating** Conditions (Note 2)

Supply Voltage (V<sub>DD</sub>) 3V to 15V Input Voltage (V<sub>IN</sub>) 0V to V<sub>DD</sub> Operating Temperature Range (T<sub>A</sub>) -55°C to +125°C

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The tables of "Recommended Operating Conditions" and "Electrical Characteristics" provide conditions for actual device operation.

Note 2: V<sub>SS</sub> = 0V unless otherwise specified.

#### DC Electrical Characteristics (Note 2)

Symbol		Conditions	–55°C		+25°C			+125°C		Units
			Min	Max	Min	Тур	Max	Min	Max	011113
I <sub>DD</sub>	Quiescent Device Current	$V_{DD} = 5V$		0.25		0.01	0.25		7.5	
		$V_{DD} = 10V$		0.5		0.01	0.5		15	μΑ
		$V_{DD} = 15V$		1.0		0.01	1.0		30	
SIGNAL	INPUTS AND OUTPUTS									
R <sub>ON</sub> "ON" Resis	"ON" Resistance	$R_L = 10 \text{ k}\Omega \text{ to } (V_{DD} - V_{SS}/2)$								
		$V_C = V_{DD}$ , $V_{SS}$ to $V_{DD}$								
		$V_{DD} = 5V$		800		270	1050		1300	
		$V_{DD} = 10V$		310		120	400		550	Ω
		$V_{DD} = 15V$		200		80	240		320	
ON	Δ"ON" Resistance Between	$R_L = 10 \text{ k}\Omega \text{ to } (V_{DD} - V_{SS}/2)$								
	Any 2 of 4 Switches	$V_{CC} = V_{DD}$ , $V_{IS} = V_{SS}$ to $V_{DD}$								
		$V_{DD} = 10V$				10				Ω
		V <sub>DD</sub> = 15V				5				12
I <sub>IS</sub>	Input or Output Leakage	$V_C = 0$		±50		±0.1	±50		±500	nA
	Switch "OFF"									
CONTRO	OL INPUTS									
V <sub>ILC</sub>	LOW Level Input	V <sub>IS</sub> = V <sub>SS</sub> and V <sub>DD</sub>								
	Voltage	$V_{OS} = V_{DD}$ and $V_{SS}$								
		$I_{IS} = \pm 10 \mu A$								
		$V_{DD} = 5V$		1.5		2.25	1.5		1.5	
		$V_{DD} = 10V$		3.0		4.5	3.0		3.0	V
		V <sub>DD</sub> = 15V		4.0		6.75	4.0		4.0	
$V_{IHC}$	HIGH Level Input	$V_{DD} = 5V$	3.5		3.5	2.75		3.5		
	Voltage	V <sub>DD</sub> = 10V (Note 7)	7.0		7.0	5.5		7.0		V
		V <sub>DD</sub> = 15V	11.0		11.0	8.25		11.0		
I <sub>IN</sub>	Input Current	$V_{DD}-V_{SS}=15V$		-0.1		-10 <sup>-5</sup>	-0.1		-0.1	μА
		V <sub>DD</sub> ≥V <sub>IS</sub> ≥V <sub>SS</sub>		0.1		10 <sup>-5</sup>	0.1		0.1	μΑ
		V <sub>DD</sub> ≥V <sub>C</sub> ≥V <sub>SS</sub>								

#### AC Electrical Characteristics (Note 3)

 $T_{\Delta} = 25^{\circ}C$ ,  $t_r = t_f = 20$  ns and  $V_{SS} = 0V$  unless otherwise noted

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation Delay Time Signal	$V_C = V_{DD}$ , $C_L = 50$ pF, (Figure 1)				
	Input to Signal Output	R <sub>L</sub> = 200k				
		$V_{DD} = 5V$		25	55	ns
		V <sub>DD</sub> = 10V		15	35	ns
		V <sub>DD</sub> = 15V		10	25	ns
t <sub>PZH</sub> , t <sub>PZL</sub>	Propagation Delay Time	$R_L = 1.0 \text{ k}\Omega$ , $C_L = 50 \text{ pF}$ , (Figure 2, Figure 3)				
	Control Input to Signal	$V_{DD} = 5V$			125	ns
	Output High Impedance to	V <sub>DD</sub> = 10V			60	ns
	Logical Level	V <sub>DD</sub> = 15V			50	ns
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Propagation Delay Time	$R_L = 1.0 \text{ k}\Omega$ , $C_L = 50 \text{ pF}$ , (Figure 2, Figure 3)				
	Control Input to Signal	$V_{DD} = 5V$			125	ns
	Output Logical Level to	V <sub>DD</sub> = 10V			60	ns
	High Impedance	V <sub>DD</sub> = 15V			50	ns
	Sine Wave Distortion	$V_C = V_{DD} = 5V, V_{SS} = -5V$		0.1		%
		$R_L = 10 \text{ k}\Omega$ , $V_{IS} = 5V_{p-p}$ , $f = 1 \text{ kHz}$ , (Figure 4)				
	Frequency Response-Switch	$V_{C} = V_{DD} = 5V, V_{SS} = -5V,$		40		MHz
	"ON" (Frequency at -3 dB)	$R_L = 1 \text{ k}\Omega, V_{IS} = 5V_{p-p},$				
		20 Log <sub>10</sub> V <sub>OS</sub> /V <sub>OS</sub> (1 kHz)-dB,				
		(Figure 4)				
	Feedthrough — Switch "OFF"	$V_{DD} = 5.0V, V_{CC} = V_{SS} = -5.0V,$		1.25		
	(Frequency at -50 dB)	$R_L = 1 \text{ k}\Omega$ , $V_{IS} = 5.0 V_{p-p}$ , 20 $Log_{10}$ ,				
		$V_{OS}/V_{IS} = -50$ dB, (Figure 4)				
	Crosstalk Between Any Two	$V_{DD} = V_{C(A)} = 5.0V; V_{SS} = V_{C(B)} = 5.0V,$		0.9		MHz
	Switches (Frequency at -50 dB)	$R_L 1 k\Omega$ , $V_{IS(A)} = 5.0 V_{p-p}$ , 20 $Log_{10}$ ,				
		$V_{OS(B)}/V_{IS(A)} = -50 \text{ dB (Figure 5)}$				
	Crosstalk; Control Input to	$V_{DD} = 10V, R_L = 10 \text{ k}\Omega, R_{IN} = 1.0 \text{ k}\Omega,$		150		mV <sub>p-p</sub>
	Signal Output	V <sub>CC</sub> = 10V Square Wave, C <sub>L</sub> = 50 pF				
		(Figure 6)				
	Maximum Control Input	$R_L = 1.0 \text{ k}\Omega, C_L = 50 \text{ pF, (Figure 7)}$				
		$V_{OS(f)} = \frac{1}{2} V_{OS}(1.0 \text{ kHz})$				
		V <sub>DD</sub> = 5.0V		6.0		MHz
		V <sub>DD</sub> = 10V		8.0		MHz
		V <sub>DD</sub> = 15V		8.5		MHz
C <sub>IS</sub>	Signal Input Capacitance			8.0		pF
Cos	Signal Output Capacitance	V <sub>DD</sub> = 10V		8.0		pF
C <sub>IOS</sub>	Feedthrough Capacitance	V <sub>C</sub> = 0V		0.5		pF
C <sub>IN</sub>	Control Input Capacitance			5.0	7.5	pF

Note 3: AC Parameters are guaranteed by DC correlated testing.

Note 4: These devices should not be connected to circuits with the power "ON".


Note 5: In all cases, there is approximately 5 pF of probe and jig capacitance in the output; however, this capacitance is included in C<sub>L</sub> wherever it is specified.

 $\textbf{Note 6:} \ V_{\text{IS}} \text{ is the voltage at the in/out pin and } V_{\text{OS}} \text{ is the voltage at the out/in pin. } V_{\text{C}} \text{ is the voltage at the control input.}$ 


 $\textbf{Note 7:} \ \, \textbf{Conditions for V}_{IHC} \textbf{: a)} \ \, \textbf{V}_{IS} = \textbf{V}_{DD}, \ \, \textbf{I}_{OS} = \textbf{standard B series I}_{OH} \qquad \textbf{b)} \ \, \textbf{V}_{IS} = \textbf{0V}, \ \, \textbf{I}_{OL} = \textbf{standard B series I}_{OL}.$ 

## **Typical Performance Characteristics**


"ON" Resistance vs Signal Voltage for  $T_A=25^{\circ}C$ 




"ON" Resistance as a Function of Temperature for  $V_{DD}{}^{-}V_{SS} = 15V \label{eq:VDD}$ 



"ON" Resistance as a Function of Temperature for



"ON" Resistance as a Function of Temperature for



#### **Special Considerations**

In applications where separate power sources are used to drive  $V_{DD}$  and the signal input, the  $V_{DD}$  current capability should exceed  $V_{DD}/R_L$  ( $R_L=$  effective external load of the 4 CD4066BC bilateral switches). This provision avoids any permanent current flow or clamp action of the  $V_{DD}$  supply when power is applied or removed from CD4066BC.

In certain applications, the external load-resistor current may include both  $V_{\rm DD}$  and signal-line components. To

avoid drawing V\_DD current when switch current flows into terminals 1, 4, 8 or 11, the voltage drop across the bidirectional switch must not exceed 0.6V at  $T_A \leq 25^{\circ}C$ , or 0.4V at  $T_A > 25^{\circ}C$  (calculated from  $R_{ON}$  values shown).

No  $V_{DD}$  current will flow through  $R_L$  if the switch current flows into terminals 2, 3, 9 or 10.

# **AC Test Circuits and Switching Time Waveforms**



FIGURE 1.  $t_{\rm PHL}$ ,  $t_{\rm PLH}$  Propagation Delay Time Signal Input to Signal Output



FIGURE 2.  $t_{PZH}$ ,  $t_{PHZ}$  Propagation Delay Time Control to Signal Output





FIGURE 3.  $t_{\rm PZL}$ ,  $t_{\rm PLZ}$  Propagation Delay Time Control to Signal Output




 $V_C = V_{DD}$  for distortion and frequency response tests


 $V_C = V_{SS}$  for feedthrough test

FIGURE 4. Sine Wave Distortion, Frequency Response and Feedthrough


# AC Test Circuits and Switching Time Waveforms (Continued) VC(1) = VDD V<sub>IS(2)</sub> = DV VSS FIGURE 5. Crosstalk Between Any Two Switches FIGURE 6. Crosstalk: Control Input to Signal Output IN/OUT 1 OF 4 OUT/IN FIGURE 7. Maximum Control Input Frequency



14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Package Number M14A



#### Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N14A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com