

March 1998 Revised October 2004

#### 74VCX16841

# **Low Voltage 20-Bit Transparent Latch with 3.6V Tolerant Inputs and Outputs**

#### **General Description**

The VCX16841 contains twenty non-inverting latches with 3-STATE outputs and is intended for bus oriented applications. The device is byte controlled. The flip-flops appear transparent to the data when the Latch enable (LE) is HIGH. When LE is LOW, the data that meets the setup time is latched. Data appears on the bus when the Output Enable ( $\overline{\text{OE}}$ ) is LOW. When  $\overline{\text{OE}}$  is HIGH, the outputs are in a high impedance state.

The 74VCX16841 is designed for low voltage (1.4V to 3.6V)  $V_{CC}$  applications with I/O compatibility up to 3.6V.

The 74VCX16841 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.

#### **Features**

- 1.4V to 3.6V V<sub>CC</sub> supply operation
- 3.6V tolerant inputs and outputs
- $t_{PD}$  (D<sub>n</sub> to O<sub>n</sub>) 3.0 ns max for 3.0V to 3.6V V<sub>CC</sub>
- Power-off high impedance inputs and outputs
- Supports live insertion and withdrawal (Note 1)
- Static Drive (I<sub>OH</sub>/I<sub>OL</sub>) ±24 mA @ 3.0V V<sub>CC</sub>
- Uses patented noise/EMI reduction circuitry
- Latch-up performance exceeds 300 mA
- ESD performance:

Human body model > 2000V

Machine model > 200V

Note 1: To ensure the high-impedance state during power up or power down,  $\overline{\text{OE}}$  should be tied to  $V_{\text{CC}}$  through a pull-up resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

#### **Ordering Code:**

Order Number	Package Number	Package Description
74VCX16841MTD	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code

#### **Logic Symbol**



#### **Pin Descriptions**

Pin Names	Description
ŌĒn	Output Enable Input (Active LOW)
LE <sub>n</sub>	Latch Enable Input
D <sub>0</sub> -D <sub>19</sub>	Inputs
O <sub>0</sub> -O <sub>19</sub>	Outputs

#### **Connection Diagram**

		, ,		
OE <sub>1</sub> —	1	$\cup$	56	LE <sub>1</sub>
00 -	2		5.5	— D <sub>0</sub>
0, -	3		54	— D <sub>1</sub>
GND -	4		53	- GNE
02 -	5		52	— D <sub>2</sub>
03	6		51	D <sub>3</sub>
v <sub>cc</sub> —	7		50	- v <sub>cc</sub>
o <sub>4</sub> —	8		49	— D₄
05 -	9		48	— D <sub>5</sub>
o <sub>6</sub> —	10		47	— D <sub>6</sub>
GND -	1.1		46	— GNC
07 -	12		45	— D <sub>7</sub>
08	13		44	D <sub>8</sub>
09 —	14		43	— D <sub>9</sub>
0,0 -	15		42	— D <sub>10</sub>
0,,-	16		41	— D <sub>1 1</sub>
0,2	17		40	— D <sub>12</sub>
GND -	18		39	— GND
013 -	19		38	- D <sub>13</sub>
014	20		37	D <sub>14</sub>
015 -	21		36	- D <sub>15</sub>
v <sub>cc</sub> -	22		35	— v <sub>cc</sub>
016 -	23		34	— D <sub>16</sub>
017 -	24		33	— D <sub>17</sub>
GND -	25		32	— GNE
018 -	26		31	— D <sub>18</sub>
019	27		30	D <sub>19</sub>
ŌĒ <sub>2</sub> —	28		29	— LE <sub>2</sub>
J				ı

#### **Truth Tables**

Inputs			Outputs
LE <sub>1</sub>	OE <sub>1</sub>	D <sub>0</sub> -D <sub>9</sub>	O <sub>0</sub> -O <sub>9</sub>
Х	Н	Х	Z
Н	L	L	L
Н	L	Н	Н
L	L	Х	O <sub>0</sub>


	Inputs		Outputs
LE <sub>2</sub>	OE <sub>2</sub>	D <sub>10</sub> -D <sub>19</sub>	O <sub>10</sub> -O <sub>19</sub>
Х	Н	Х	Z
Н	L	L	L
Н	L	Н	Н
L	L	X	O <sub>0</sub>


- H = HIGH Voltage Level
- L = LOW Voltage Level
- X = Immaterial (HIGH or LOW, inputs may not float)
  Z = High Impedance
- O<sub>0</sub> = Previous O<sub>0</sub> before HIGH-to-LOW of Latch Enable

#### **Functional Description**

The 74VCX16841 contains twenty D-type latches with 3-STATE outputs. The device is byte controlled with each byte functioning identically, but independent of the other. Control pins can be shorted together to obtain full 20-bit operation. The following description applies to each byte. When the Latch Enable ( $LE_n$ ) input is HIGH, data on the  $D_n$ enters the latches. In this condition the latches are transparent, i.e., a latch output will change states each time its D-type input changes. When  $\ensuremath{\mathsf{LE}}_{\ensuremath{\mathsf{n}}}$  is LOW, the latches store information that was present on the D-type inputs a setup time preceding the HIGH-to-LOW transition on  $\ensuremath{\mathsf{LE}}_n.$  The the 2-state mode. When  $\overline{OE}_n$  is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the latches.

#### **Logic Diagram**





Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

#### **Absolute Maximum Ratings**(Note 2)

-0.5V to +4.6V Supply Voltage (V<sub>CC</sub>) DC Input Voltage (V<sub>I</sub>) -0.5V to +4.6V

Output Voltage (V<sub>O</sub>)

Outputs 3-STATE -0.5V to +4.6VOutputs Active (Note 3) –0.5V to  $\ensuremath{V_{CC}} + 0.5\ensuremath{\text{V}}$ -50 mA DC Input Diode Current ( $I_{IK}$ )  $V_I < 0V$ 

DC Output Diode Current (I<sub>OK</sub>)

 $V_{O} < 0V$ -50 mA  $V_{O} > V_{CC}$ +50 mA DC Output Source/Sink Current

 $(I_{OH}/I_{OL})$ 

 $\pm 50 \text{ mA}$ DC V<sub>CC</sub> or GND Current per

Supply Pin (I<sub>CC</sub> or GND)  $-65^{\circ}C$  to  $+150^{\circ}C$ Storage Temperature Range  $(T_{STG})$ 

# **Recommended Operating** Conditions (Note 4)

Power Supply

1.4V to 3.6V Operating -0.3V to +3.6VInput Voltage

Output Voltage (V<sub>O</sub>)

Output in Active States 0V to  $V_{\mbox{\footnotesize CC}}$ Output in 3-STATE 0.0V to 3.6V

Output Current in  $I_{OH}/I_{OL}$ 

 $V_{CC} = 3.0V \text{ to } 3.6V$ ±24 mA  $V_{CC} = 2.3V$  to 2.7V±18 mA

 $V_{CC} = 1.65V \text{ to } 2.3V$ ±6 mA

 $V_{CC} = 1.4V \text{ to } 1.6V$ ±2 mA Free Air Operating Temperature (T<sub>A</sub>) -40°C to +85°C

Minimum Input Edge Rate ( $\Delta t/\Delta V$ )

 $V_{IN} = 0.8V$  to 2.0V,  $V_{CC} = 3.0V$ 10 ns/V

Note 2: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 3: In Absolute Maximum Rating must be observed.

Note 4: Floating or unused inputs must be held HIGH or LOW.

#### **DC Electrical Characteristics**

Symbol	Parameter	Conditions	V <sub>CC</sub> (V)	Min	Max	Units
V <sub>IH</sub>	HIGH Level Input Voltage		2.7 - 3.6	2.0		
			2.3 - 2.7	1.6		V
			1.65 - 2.3	0.65 x V <sub>CC</sub>		V
			1.4 - 1.6	0.65 x V <sub>CC</sub>		
V <sub>IL</sub>	LOW Level Input Voltage		2.7 - 3.6		0.8	
			2.3 - 2.7		0.7	V
			1.65 - 2.3		0.35 x V <sub>CC</sub>	V
			1.4 - 1.6		0.35 x V <sub>CC</sub>	
V <sub>OH</sub>	HIGH Level Output Voltage	I <sub>OH</sub> = -100 μA	2.7 - 3.6	V <sub>CC</sub> - 0.2		
		$I_{OH} = -12 \text{ mA}$	2.7	2.2		
		$I_{OH} = -18 \text{ mA}$	3.0	2.4		
		$I_{OH} = -24 \text{ mA}$	3.0	2.2		
		$I_{OH} = -100 \mu A$	2.3 - 2.7	V <sub>CC</sub> - 0.2		
		$I_{OH} = -6 \text{ mA}$	2.3	2.0		V
		$I_{OH} = -12 \text{ mA}$	2.3	1.8		V
		$I_{OH} = -18 \text{ mA}$	2.3	1.7		
		$I_{OH} = -100 \mu A$	1.65 - 2.3	V <sub>CC</sub> - 0.2		
		$I_{OH} = -6 \text{ mA}$	1.65	1.25		
		$I_{OH} = -100 \mu A$	1.4 - 1.6	V <sub>CC</sub> - 0.2		
		$I_{OH} = -2 \text{ mA}$	1.4	1.05		

±100 mA

### DC Electrical Characteristics (Continued)

Symbol	Parameter	Conditions	V <sub>CC</sub> (V)	Min	Max	Units
V <sub>OL</sub>	LOW Level Output Voltage	$I_{OL} = 100 \mu A$	2.7 - 3.6		0.2	
		I <sub>OL</sub> = 12 mA	2.7		0.4	
		I <sub>OL</sub> = 18 mA	3.0		0.4	
		I <sub>OL</sub> = 24 mA	3.0		0.55	
		$I_{OL} = 100 \mu A$	2.3 - 2.7		0.2	Ĭ
		I <sub>OL</sub> = 12 mA	2.3		0.4	V
		I <sub>OL</sub> = 18 mA	2.3		0.6	
		$I_{OL} = 100 \mu A$	1.65 - 2.3		0.2	İ
		I <sub>OL</sub> = 6 mA	1.65		0.3	
		$I_{OL} = 100 \mu A$	1.4 - 1.6		0.2	Ĭ
		I <sub>OL</sub> = 2 mA	1.4		0.35	
I <sub>I</sub>	Input Leakage Current	$0 \le V_1 \le 3.6V$	1.4 - 3.6		±5.0	μА
I <sub>OZ</sub>	3-STATE Output Leakage	0 ≤ V <sub>O</sub> ≤ 3.6V	1.4 - 3.6		±10.0	
		$V_I = V_{IH}$ or $V_{IL}$	1.4 - 3.0		±10.0	μА
I <sub>OFF</sub>	Power-OFF Leakage Current	$0 \le (V_I, V_O) \le 3.6V$	0		10.0	μА
I <sub>CC</sub>	Quiescent Supply Current	V <sub>I</sub> = V <sub>CC</sub> or GND	1.4 - 3.6		20.0	μА
		$V_{CC} \le (V_I, V_O) \le 3.6V \text{ (Note 5)}$	1.4 - 3.6		±20.0	μА
$\Delta I_{CC}$	Increase in I <sub>CC</sub> per Input	$V_{IH} = V_{CC} - 0.6V$	2.7 - 3.6		750	μА

Note 5: Outputs disabled or 3-STATE only.

## AC Electrical Characteristics (Note 6)

Symbol	Parameter	Conditions	V <sub>CC</sub>	T <sub>A</sub> = -40°	C to +85°C	Units	Figure
Зушьог	Farameter	Conditions	(V)	Min	Max	Ullis	Number
t <sub>PHL</sub>	Propagation Delay	$C_L = 30 \text{ pF}, R_L = 500\Omega$	$3.3 \pm 0.3$	0.8	3.0		1
t <sub>PLH</sub>	D <sub>n</sub> to O <sub>n</sub>		$2.5\pm0.2$	1.0	3.4		Figures 1, 2
			$1.8 \pm 0.15$	1.5	6.8	ns	1,2
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1	1.0	13.6		Figures 7, 8
t <sub>PHL</sub>	Propagation Delay	$C_L = 30 \text{ pF}, R_L = 500\Omega$	$3.3 \pm 0.3$	0.8	3.5		
t <sub>PLH</sub>	LE to O <sub>n</sub>		$2.5\pm0.2$	1.0	4.4		Figures 1, 2
			$1.8 \pm 0.15$	1.5	8.8	ns	., _
		$C_L = 15 \text{ pF}, R_L = 500\Omega$	1.5 ± 0.1	1.0	17.6		Figures 7, 8
t <sub>PZL</sub>	Output Enable Time	$C_L = 30 \text{ pF}, R_L = 500\Omega$	$3.3 \pm 0.3$	0.8	3.8		1
t <sub>PZH</sub>			$2.5\pm0.2$	1.0	4.9		Figures 1, 3, 4
			$1.8 \pm 0.15$	1.5	9.8	ns	1, 0, 4
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1	1.0	19.6		Figures 7, 9, 10
t <sub>PLZ</sub>	Output Disable Time	$C_L = 30 \text{ pF}, R_L = 500\Omega$	$3.3 \pm 0.3$	0.8	3.7		1
$t_{PHZ}$			$2.5\pm0.2$	1.0	4.2		Figures 1, 3, 4
			$1.8 \pm 0.15$	1.5	7.6	ns	1, 0, 1
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1	1.0	15.2		Figures 7, 9, 10
t <sub>S</sub>	Setup Time	$C_L = 30 \text{ pF}, R_L = 500\Omega$	$3.3 \pm 0.3$	1.5			
			$2.5\pm0.2$	1.5		ns	Figure 6
			$1.8 \pm 0.15$	2.5		115	rigule 6
		$C_L = 15 \text{ pF}, R_L = 500\Omega$	1.5 ± 0.1	3.0			
t <sub>H</sub>	Hold Time	$C_L = 30 \text{ pF}, R_L = 500\Omega$	$3.3 \pm 0.3$	1.0			
			$2.5 \pm 0.2$	1.0			Figure 6
			$1.8 \pm 0.15$	1.0		ns	Figure 6
		$C_L = 15 \text{ pF}, R_L = 500\Omega$	1.5 ± 0.1	2.0			
t <sub>W</sub>	Pulse Width	$C_L = 30 \text{ pF}, R_L = 500\Omega$	$3.3 \pm 0.3$	1.5			
			$2.5 \pm 0.2$	1.5		200	Figure 5
			$1.8 \pm 0.15$	4.0		ns	Figure 5
		$C_L = 15 \text{ pF}, R_L = 500\Omega$	$1.5 \pm 0.1$	4.0			
t <sub>OSHL</sub>	Output to Output Skew	$C_L = 30 \text{ pF}, R_L = 500\Omega$	$3.3\pm0.3$		0.5		
toslh	(Note 7)		$2.5\pm0.2$		0.5	no	
			$1.8 \pm 0.15$		0.75	ns	
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1		1.5		

Note 6: For  $C_L = 50$  pF, add approximately 300 ps to the AC maximum specification.


Note 7: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t<sub>OSHL</sub>) or LOW-to-HIGH (t<sub>OSLH</sub>).

# Dynamic Switching Characteristics


Symbol	Parameter	Conditions	V <sub>CC</sub> (V)	T <sub>A</sub> = +25°C	Units
V <sub>OLP</sub>	Quiet Output Dynamic Peak V <sub>OL</sub>	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	0.25	
			2.5	0.6	V
			3.3	0.8	
V <sub>OLV</sub>	Quiet Output Dynamic Valley V <sub>OL</sub>	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	-0.25	
			2.5	-0.6	V
			3.3	-0.8	
V <sub>OHV</sub>	Quiet Output Dynamic Valley VOH	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	1.5	
			2.5	1.9	V
			3.3	2.2	

# Capacitance

Symbol	Parameter	Conditions	$T_A = +25^{\circ}C$	Units
Cymbol	i arameter	Conditions	Typical	
C <sub>IN</sub>	Input Capacitance	$V_{CC}$ = 1.8V, 2.5V or 3.3V, $V_I$ = 0V or $V_{CC}$	6.0	pF
C <sub>OUT</sub>	Output Capacitance	$V_{I} = 0V \text{ or } V_{CC}, V_{CC} = 1.8V, 2.5V \text{ or } 3.3V$	7.0	pF
C <sub>PD</sub>	Power Dissipation Capacitance	$V_I = 0V \text{ or } V_{CC}, f = 10 \text{ MHz},$	20.0	pF
		V <sub>CC</sub> = 1.8V, 2.5V or 3.3V		



# AC Loading and Waveforms (V $_{CC}$ 1.5V $\pm$ 0.1V)



TEST	SWITCH
$t_{PLH}, t_{PHL}$	Open
$t_{PZL},t_{PLZ}$	$V_{CC}$ x 2 at $V_{CC} = 1.5 \pm 0.1$ V
$t_{PZH},t_{PHZ}$	GND

FIGURE 7. AC Test Circuit




FIGURE 8. Waveform for Inverting and Non-Inverting Functions




FIGURE 9. 3-STATE Output High Enable and Disable Times for Low Voltage Logic





FIGURE 10. 3-STATE Output Low Enable and Disable Times for Low Voltage Logic

Symbol	V <sub>CC</sub>
Symbol	1.5V ± 0.1V
V <sub>mi</sub>	V <sub>CC</sub> /2
V <sub>mo</sub>	V <sub>CC</sub> /2
V <sub>X</sub>	V <sub>OL</sub> + 0.1V
V <sub>Y</sub>	V <sub>OH</sub> – 0.1V



56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Number MTD56

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com