

February 1999 Revised January 2005

74VCX16722 Low Voltage 22-Bit Register with 3.6V Tolerant Inputs and Outputs

General Description

The VCX16722 low voltage 22-bit register contains twenty-two non-inverting D-type flip-flops with 3-STATE outputs and is intended for bus oriented applications. The design has been optimized for use with JEDEC compliant 200 pin DIMM modules.

The 74VCX16722 is designed for low voltage (1.65V to 3.6V) $\rm V_{CC}$ applications with I/O capability up to 3.6V.

The 74VCX16722 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.

Features

- 1.65V-3.6V V_{CC} supply operation
- 3.6V tolerant inputs and outputs
- t_{PD} (CLK to O_n)
 3.6ns max for 3.0V to 3.6V V_{CC}
 4.6ns max for 2.3V to 2.7V V_{CC}
 9.2ns max for 1.65V to 1.95V V_{CC}
- Power-down high impedance inputs and outputs
- Supports live insertion/withdrawal (Note 1)
- Meets JEDEC registered module specifications
- Static Drive (I_{OH}/I_{OL}) ±24mA @ 3.0V ±18mA @ 2.3V ±6mA @ 1.65V
- Latchup performance exceeds 300 mA
- ESD performance:

Human body model > 2000V

Machine model >200V


Note 1: $\overline{\text{To}}$ ensure the high-impedance state during power up or power down, $\overline{\text{OE}}$ should be tied to V_{CC} through a pull-up resistor; the minimum value of the resistor is determined by the current sourcing capability of the driver.

Ordering Code:

Order Number	Package Number	Package Description
74VCX16722MTD	MTD64	64-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagram



Pin Descriptions

Pin Names	Description
ŌE	Output Enable Input (Active LOW)
CE	Clock Enable Input (Active Low)
CLK	Clock Input
D ₀ - D ₂₁	Data Inputs
O ₀ - O ₂₁	3-STATE Outputs

Truth Table


CLK	CE	ŌĒ	D _n	O _n
Х	X	Н	Х	Z
Χ	Н	L	Х	On
\uparrow	L	L	L	L
\uparrow	L	L	Н	Н
L or H	L	L	Χ	On

- H = Logic HIGH L = Logic LOW
- X = Don't Care, but not floating
- Z = High Impedance $O_n = Previous O_n before LOW-to-HIGH Clock Transition$
- 1 = LOW-to-HIGH Clock Transition

Functional Description

The VCX16722 contains twenty-two D-type flip-flops with 3-STATE standard outputs. The twenty-two flip-flops will store the state of their individual D-type inputs that meet the setup and hold time requirements on the LOW-HIGH Clock (CLK) transition, when the Clock-Enable ($\overline{\text{CE}}$) is LOW. The 3-STATE standard outputs are controlled by the Output-Enable (OE). When OE is HIGH, the standard outputs are in high impedance mode but this does not interfere with entering new data into the flip-flops.

Logic Diagram



Absolute Maximum Ratings(Note 2)

Supply Voltage (V_{CC}) -0.5V to +4.6V DC Input Voltage (V_I) -0.5V to +4.6V Output Voltage (V_O) Outputs 3-STATE -0.5V to +4.6V-0.5V to V_{CC} + 0.5V Outputs Active (Note 3) DC Input Diode Current $(I_{IK}) V_I < 0V$ -50 mA DC Output Diode Current (I_{OK}) $V_{O} < 0V$ -50 mA $V_{O} > V_{CC}$ +50 mA DC Output Source/Sink Current (I_{OH}/I_{OL}) ±50 mA $\operatorname{DC}\operatorname{V}_{\operatorname{CC}}$ or Ground Current per

Supply Pin (I_{CC} or Ground)

Storage Temperature Range (T_{STG})

Recommended Operating Conditions (Note 4)

Power Supply 1.65V to 3.6V Operating 1.2V to 3.6V Data Retention Only Input Voltage -0.3V to 3.6V Output Voltage (V_O) Output in Active States $\rm OV$ to $\rm V_{CC}$ Output in 3-STATE 0V to 3.6V Output Current in I_{OH}/I_{OL} $V_{CC} = 3.0V$ to 3.6V±24 mA $V_{CC} = 2.3V$ to 2.7V±18 mA $V_{CC} = 1.65V \text{ to } 2.3V$ ±6 mA Free Air Operating Temperature (T_A) -40°C to +85°C Minimum Input Edge Rate ($\Delta t/\Delta V$) $V_{IN} = 0.8V$ to 2.0V, $V_{CC} = 3.0V$ 10 ns/V

Note 2: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The Recommended Operating Conditions tables will define the conditions for actual device operation.

Note 3: IO Absolute Maximum Rating must be observed.

Note 4: Floating or unused pin (inputs or I/O's) must be held HIGH or LOW.

DC Electrical Characteristics (2.7V < $V_{CC} \le 3.6V)$

Symbol	Parameter	Conditions	v _{cc}	Min	Max	Units
Syllibol	Parameter	Conditions	(V)	Willi	IVIAX	Units
V _{IH}	HIGH Level Input Voltage		2.7-3.6	2.0		V
V _{IL}	LOW Level Input Voltage		2.7-3.6		0.8	V
V _{OH}	HIGH Level Output Voltage	$I_{OH} = -100 \mu A$	2.7-3.6	V _{CC} - 0.2		
		$I_{OH} = -12 \text{ mA}$	2.7	2.2		V
		$I_{OH} = -18 \text{ mA}$	3.0	2.4		l v
		I _{OH} = -24 mA	3.0	2.2		
V _{OL}	LOW Level Output Voltage	I _{OL} = 100 μA	2.7–3.6		0.2	
		I _{OL} = 12 mA	2.7		0.4	V
		I _{OL} = 18 mA	3.0		0.4	
		I _{OL} = 24 mA	3.0		0.55	
I _I	Input Leakage Current	0V ≤ V _I ≤ 3.6V	2.7–3.6		±5.0	μΑ
I _{OZ}	3-STATE Output Leakage	0V ≤ V _O ≤ 3.6V	2.7-3.6		±10	μА
		$V_I = V_{IH}$ or V_{IL}	2.7-3.0		±10	μΛ
I _{OFF}	Power Off Leakage Current	$0V \le (V_I, V_O) \le 3.6V$	0		10	μΑ
I _{CC}	Quiescent Supply Current	V _I = V _{CC} or GND	2.7-3.6		20	μА
		$V_{CC} \le (V_I, V_O) \le 3.6V \text{ (Note 5)}$	2.7-3.0		±20	
ΔI_{CC}	Increase in I _{CC} per Input	$V_{IH} = V_{CC} - 0.6V$	2.7–3.6		750	μΑ

±100 mA

 -65°C to $+150^{\circ}\text{C}$

Note 5: Outputs disabled or 3-STATE only.

DC Electrical Characteristics (2.3V \leq $V_{CC} \leq$ 2.7V)

Symbol	Parameter	Conditions	V _{CC}	Min	Max	Units
Syllibol	Farameter	Conditions	(V)	IVIIII	IVIAX	Ullits
V _{IH}	HIGH Level Input Voltage		2.3–2.7	1.6		V
V _{IL}	LOW Level Input Voltage		2.3–2.7		0.7	V
V _{OH}	HIGH Level Output Voltage	$I_{OH} = -100 \mu A$	2.3–2.7	V _{CC} - 0.2		
		$I_{OH} = -6 \text{ mA}$	2.3	2.0		V
		I _{OH} = -12 mA	2.3	1.8		V
		$I_{OH} = -18 \text{ mA}$	2.3	1.7		
V _{OL}	LOW Level Output Voltage	I _{OL} = 100 μA	2.3–2.7		0.2	
		I _{OL} = 12mA	2.3		0.4	V
		I _{OL} = 18 mA	2.3		0.6	
I _I	Input Leakage Current	0 ≤ V _I ≤ 3.6V	2.3–2.7		±5.0	μΑ
I _{OZ}	3-STATE Output Leakage	0 ≤ V _O ≤ 3.6V	2.3–2.7		±10	μА
		$V_I = V_{IH}$ or V_{IL}	2.3–2.1		±10	μΑ
I _{OFF}	Power Off Leakage Current	$0 \le (V_I, V_O) \le 3.6V$	0		10	μΑ
I _{CC}	Quiescent Supply Current	$V_I = V_{CC}$ or GND	2.3–2.7		20	
		$V_{CC} \le (V_I, V_O) \le 3.6V \text{ (Note 6)}$	2.3-2.7		±20	μΑ

Note 6: Outputs disabled or 3-STATE only.

DC Electrical Characteristics (1.65V \leq $V_{\mbox{\footnotesize CC}} < 2.3\mbox{\footnotesize V})$

Symbol	Parameter	Conditions	V _{CC} (V)	Min	Max	Units
V _{IH}	HIGH Level Input Voltage		1.65 - 2.3	0.65 × V _{CC}		V
V _{IL}	LOW Level Input Voltage		1.65 - 2.3		$0.35 \times V_{CC}$	V
V _{OH}	HIGH Level Output Voltage	$I_{OH} = -100 \mu A$	1.65 - 2.3	V _{CC} - 0.2		V
		$I_{OH} = -6 \text{ mA}$	1.65	1.25		· •
V _{OL}	LOW Level Output Voltage	$I_{OL} = 100 \mu\text{A}$	1.65 - 2.3		0.2	V
		I _{OL} = 6mA	1.65		0.3	· v
II	Input Leakage Current	0 ≤ V _I ≤ 3.6V	1.65 - 2.3		±5.0	μΑ
I _{OZ}	3-STATE Output Leakage	$0 \le V_O \le 3.6V$ $V_I = V_{IH} \text{ or } V_{IL}$	1.65 - 2.3		±10	μА
I _{OFF}	Power Off Leakage Current	$0 \le (V_I, V_O) \le 3.6V$	0		10	μА
I _{CC}	Quiescent Supply Current	$\begin{aligned} & V_{I} = V_{CC} \text{ or GND} \\ & V_{CC} \leq (V_{I}, V_{O}) \leq 3.6V \text{ (Note 7)} \end{aligned}$	1.65 - 2.3		20 ±20	μА

Note 7: Outputs disabled or 3-STATE only.

AC Electrical Characteristics (Note 8)

			$T_A = -40^\circ$	°C to +85°C,	$C_L = 30 pF, I$	$R_L = 500\Omega$		
Symbol	Parameter	$V_{CC} = 3.3V \pm 0.3V$	$V_{CC}=$ 2.5 \pm 0.2V		$V_{CC} = 1.8 \pm 0.15 V$		Units	
		Min	Max	Min	Max	Min	Max	
f _{MAX}	Maximum Clock Frequency	250		200		100		MHz
t _{PHL} , t _{PLH}	Propagation Delay Clock to Bus	1.3	3.6	1.5	4.6	2.0	9.2	ns
t _{PZL} , t _{PZH}	Output Enable Time	0.6	3.5	0.8	4.5	1.5	9.0	ns
t _{PLZ} , t _{PHZ}	Output Disable Time	0.6	3.2	0.8	4.2	1.5	7.6	ns
t _S	Setup Time	2.0		2.0		3.0		ns
t _H	Hold Time	0.0		0.0		0.5		ns
t _W	Pulse Width	1.5		1.5		4.0		ns
t _{OSHL}	Output to Output Skew		0.5		0.5		0.75	ns
toslh	(Note 9)		0.0		0.0		5.75	113

Note 8: For C_L = 50 pF, add approximately 300 ps to the AC maximum specification.

Note 9: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}).

AC Electrical Characteristics Over Load (Note 10)

		$T_A = -0$ °C to +70°C, $R_L = 500\Omega \ V_{CC} = 3.3V \pm 0.3V$					
Symbol	Parameter	C _L = 0 pF		C _L = 50 pF		Units	
		Min	Max	Min	Max	1	
t _{PHL} , t _{PLH}	Propagation Delay Clock to Bus	1.1	2.5	1.9	3.9	ns	
t _{PZL} , t _{PZH}	Output Enable Time	0.7	2.4	1.0	3.8	ns	
t _{PLZ} , t _{PHZ}	Output Disable Time	0.7	2.1	1.0	3.5	ns	
t _S	Setup Time	2.0		2.0		ns	
t _H	Hold Time	0.0		0.0		ns	
t _W	Pulse Width	1.5		1.5		ns	

Note 10: This parameter is guaranteed by characterization but not tested.

Dynamic Switching Characteristics

Symbol	Parameter	Conditions	V _{CC}	T _A = +25°C	Units
			(V)	Typical	
V _{OLP}	Quiet Output Dynamic Peak V _{OL}	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	0.25	
			2.5	0.6	V
			3.3	0.8	
V _{OLV}	Quiet Output Dynamic Valley V _{OL}	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	-0.25	
			2.5	-0.6	V
			3.3	-0.8	
V _{OHV}	Quiet Output Dynamic Valley VOH	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	1.5	
			2.5	1.9	V
			3.3	2.2	

Capacitance

Symbol	Parameter	Conditions	$T_A = +25^{\circ}C$	Units
Cymbol	r arameter	Conditions	Typical	Onits
C _{IN}	Input Capacitance	$V_I = 0V \text{ or } V_{CC}, V_{CC} = 1.8V, 2.5V, \text{ or } 3.3V,$	3.5	pF
C _{I/O}	Input/Output Capacitance	$V_{I} = 0V$, or V_{CC} , $V_{CC} = 1.8V$, 2.5V or 3.3V	5.5	pF
C _{PD}	Power Dissipation Capacitance	$V_I = 0V \text{ or } V_{CC}, f = 10 \text{ MHz}, V_{CC} = 1.8V, 2.5V \text{ or } 3.3V$	13	pF

I_{OUT} - V_{OUT} Characteristics






FIGURE 1. Characteristics for Output - Pull Up Driver

${\rm I_{OL}}$ versus ${\rm V_{OL}}$




FIGURE 2. Characteristics for Output - Pull Down Driver

AC Loading and Waveforms




FIGURE 3. AC Test Circuit

TEST	SWITCH
t _{PLH} , t _{PHL}	Open
t _{PZL} , t _{PLZ}	6V at $V_{CC} = 3.3 \pm 0.3V$; $V_{CC} \times 2$ at $V_{CC} = 2.5 \pm 0.2V$; 1.8V to $\pm 0.15V$
t _{PZH} , t _{PHZ}	GND




FIGURE 4. Waveform for Inverting and Non-inverting Functions $t_r = t_f \leq 2.0 ns, \, 10\% \ to \ 90\%$




FIGURE 5. 3-STATE Output High Enable and Disable Times for Low Voltage Logic $t_r=t_f \leq 2.0ns,\,10\%\ to\ 90\%$




FIGURE 6. 3-STATE Output Low Enable and Disable Times for Low Voltage Logic $t_r=t_f\!\le\!2.0 ns,\,10\%$ to 90%

Symbol		V _{cc}	
Symbol	$\textbf{3.3V} \pm \textbf{0.3V}$	$\textbf{2.5V} \pm \textbf{0.2V}$	1.8 ± 0.15V
V _{mi}	1.5V	V _{CC} /2	V _{CC} /2
V _{mo}	1.5V	V _{CC} /2	V _{CC} /2
V _x	V _{OL} + 0.3V	V _{OL} + 0.15V	V _{OL} + 0.15V
V _y	V _{OH} – 0.3V	V _{OH} – 0.15V	V _{OH} – 0.15V

Physical Dimensions inches (millimeters) unless otherwise noted 0.65 TYP 4.60 8.10 6.10±0.10 -H-4.05 PIN #1 IDENT. LAND PATTERN RECOMENDATION O.1 C ALL LEAD TIPS SEE DETAIL A 1.2 MAX $0.90^{+0.15}_{-0.10}$ -C-] 0.09-0.20 0.10±0.05 0.50]-0.17-0.27 .D25® ф | D.13@|A|B@|C®| 12.00' TOP & BOTTOM R0.16 DIMENSIONS ARE IN MILLIMETERS GAGE PLANE NOTES: A CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION EF, REF NOTE B, DATE 7/93. SEATING PLANE 0.60±0.10 B. DIMENSIONS ARE IN MILLIMETERS. C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS. D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982. DETAIL A MTD64REVB

64-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Number MTD64

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com