

June 1999 Revised July 2000

# 74LVX161284A Low Voltage IEEE 161284 Translating Transceiver

### **General Description**

The LVX161284A contains eight bidirectional data buffers and eleven control/status buffers to implement a full IEEE 1284 compliant interface. The device supports the IEEE 1284 standard, with the exception of output slew rate, and is intended to be used in an Extended Capabilities Port mode (ECP). The pinout allows for easy connection from the Peripheral (A-side) to the Host (cable side).

Outputs on the cable side can be configured to be either open drain or high drive ( $\pm$  14 mA) and are connected to a separate power supply pin (V $_{\rm CC}$ —cable) to allow these outputs to be driven by a higher supply voltage than the A-side. The pull-up and pull-down series termination resistance of these outputs on the cable side is optimized to drive an external cable. In addition, all inputs (except HLH) and outputs on the cable side contain internal pull-up resistors connected to the V $_{\rm CC}$ —cable supply to provide proper termination and pull-ups for open drain mode.

Outputs on the Peripheral side are standard low-drive CMOS outputs designed to interface with 3V logic. The DIR input controls data flow on the  $A_1-A_8/B_1-B_8$  transceiver pins.

#### **Features**


- Supports IEEE 1284 Level 1 and Level 2 signaling standards for bidirectional parallel communications between personal computers and printing peripherals with the exception of output slew rate
- Translation capability allows outputs on the cable side to interface with 5V signals
- All inputs have hysteresis to provide noise margin
- B and Y output resistance optimized to drive external cable
- B and Y outputs in high impedance mode during power down
- Inputs and outputs on cable side have internal pull-up resistors
- Flow-through pin configuration allows easy interface between the "Peripheral and Host"
- Replaces the function of two (2) 74ACT1284 devices

## **Ordering Code**

Order Number	Package Number	Package Description
74LVX161284AMTD	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code


#### **Connection Diagram**



#### **Pin Descriptions**

Pin Names	Description			
HD	High Drive Enable Input (Active HIGH)			
DIR	Direction Control Input			
A <sub>1</sub> -A <sub>8</sub>	Inputs or Outputs			
B <sub>1</sub> –B <sub>8</sub>	Inputs or Outputs			
A <sub>9</sub> -A <sub>13</sub>	Inputs			
Y <sub>9</sub> –Y <sub>13</sub>	Outputs			
A <sub>14</sub> –A <sub>17</sub> Outputs				
C <sub>14</sub> -C <sub>17</sub> Inputs				
PLH <sub>IN</sub>	Peripheral Logic HIGH Input			
PLH	Peripheral Logic HIGH Output			
HLH <sub>IN</sub>	Host Logic HIGH Input			
HLH	Host Logic HIGH Output			

# Logic Symbol




## **Truth Table**

Inputs		Outputs	
DIR HD			
L	L	B <sub>1</sub> -B <sub>8</sub> Data to A <sub>1</sub> -A <sub>8</sub> , and	
		A <sub>9</sub> -A <sub>13</sub> Data to Y <sub>9</sub> -Y <sub>13</sub> (Note 1)	
		C <sub>14</sub> -C <sub>17</sub> Data to A <sub>14</sub> -A <sub>17</sub>	
		PLH Open Drain Mode	
L	Н	B <sub>1</sub> -B <sub>8</sub> Data to A <sub>1</sub> -A <sub>8</sub> , and	
		A <sub>9</sub> -A <sub>13</sub> Data to Y <sub>9</sub> -Y <sub>13</sub>	
		C <sub>14</sub> -C <sub>17</sub> Data to A <sub>14</sub> -A <sub>17</sub>	
Н	L	A <sub>1</sub> -A <sub>8</sub> Data to B <sub>1</sub> -B <sub>8</sub> (Note 2)	
		A <sub>9</sub> -A <sub>13</sub> Data to Y <sub>9</sub> -Y <sub>13</sub> (Note 1)	
		C <sub>14</sub> -C <sub>17</sub> Data to A <sub>14</sub> -A <sub>17</sub>	
		PLH Open Drain Mode	
Н	Н	A <sub>1</sub> -A <sub>8</sub> Data to B <sub>1</sub> -B <sub>8</sub>	
		A <sub>9</sub> -A <sub>13</sub> Data to Y <sub>9</sub> -Y <sub>13</sub>	
		C <sub>14</sub> -C <sub>17</sub> Data to A <sub>14</sub> -A <sub>17</sub>	

**Note 1:** Y<sub>9</sub>–Y<sub>13</sub> Open Drain Outputs **Note 2:** B<sub>1</sub>–B<sub>8</sub> Open Drain Outputs

## **Logic Diagram**



### **Absolute Maximum Ratings**(Note 3)

### **Recommended Operating Conditions**

Supply Voltage

-0.5V to +4.6V  $V_{CC}$ 

-0.5V to +7.0V V<sub>CC—Cable</sub>  $V_{CC-Cable}$  Must Be  $\geq V_{CC}$ 

Input Voltage (V<sub>I</sub>)—(Note 4)

A<sub>1</sub>-A<sub>13</sub>, PLH<sub>IN</sub>, DIR, HD -0.5V to  $V_{CC} + 0.5V$ B<sub>1</sub>-B<sub>8</sub>, C<sub>14</sub>-C<sub>17</sub>, HLH<sub>IN</sub> -0.5V to +5.5V (DC)  $B_1-B_8$ ,  $C_{14}-C_{17}$ ,  $HLH_{IN}$ -2.0V to +7.0V\*

\*40 ns Transient

Output Voltage (V<sub>O</sub>)

-0.5V to  $V_{CC}$  +0.5V  $A_1$ - $A_8$ ,  $A_{14}$ - $A_{17}$ , HLH B<sub>1</sub>-B<sub>8</sub>, Y<sub>9</sub>-Y<sub>13</sub>, PLH -0.5V to +5.5V (DC) -2.0V to +7.0V\* B<sub>1</sub>-B<sub>8</sub>, Y<sub>9</sub>-Y<sub>13</sub>, PLH

\*40 ns Transient

DC Output Current (IO)

A<sub>1</sub>-A<sub>8</sub>, HLH ±25 mA  $B_1 - B_8, Y_9 - Y_{13}$ ±50 mA PLH (Output LOW) 84 mA PLH (Output HIGH) -50 mA

Input Diode Current (I $_{\rm IK}$ )—(Note 4) DIR, HD, A $_9$ -A $_{13}$ , PLH, HLH, C $_{14}$ -C $_{17}$ -20 mA

Output Diode Current (IOK)

A<sub>1</sub>-A<sub>8</sub>, A<sub>14</sub>-A<sub>17</sub>, HLH

 $B_1$ – $B_8$ ,  $Y_9$ – $Y_{13}$ , PLH DC Continuous  $\mathrm{V}_{\mathrm{CC}}$  or Ground Current

Storage Temperature -65°C to +150°C implied.

ESD (HBM) Last Passing Voltage

Supply Voltage

3.0V to 3.6V  $V_{CC}$ 3.0V to 5.5V V<sub>CC—Cable</sub> 0V to  $V_{CC}$ DC Input Voltage (V<sub>I</sub>)

0V to 5.5V Open Drain Voltage (V<sub>O</sub>) Operating Temperature (T<sub>A</sub>) -40°C to +85°C

±50 mA Note 3: Absolute Maximum continuous ratings are those values beyond -50 mA which damage to the device may occur. Exposure to these conditions or ±200 mA conditions beyond those indicated may adversely affect device reliability.

2000V Note 4: Either voltage limit or current limit is sufficient to protect inputs.

#### **DC Electrical Characteristics**

Symbol		Parameter	V <sub>CC</sub>	V <sub>CC—Cable</sub>	$T_A = -40^{\circ}C$ to $+85^{\circ}C$	Units	Conditions
- Cy2C.	r dramotor		(V)	(V)	Guaranteed Limits	•	Containono
V <sub>IK</sub>	Input Clamp Diode Voltage		3.0	3.0	-1.2	٧	I <sub>i</sub> = -18 mA
V <sub>IH</sub>	Minimum	A <sub>n</sub> , B <sub>n</sub> , PLH <sub>IN</sub> , DIR, HD	3.0-3.6	3.0-5.5	2.0		
	HIGH Level	C <sub>n</sub>	3.0-3.6	3.0-5.5	2.3	V	
	Input Voltage	HLH <sub>IN</sub>	3.0-3.6	3.0-5.5	2.6		
V <sub>IL</sub>	Maximum	A <sub>n</sub> , B <sub>n</sub> , PLH <sub>IN</sub> , DIR, HD	3.0-3.6	3.0-5.5	0.8		
	LOW Level	C <sub>n</sub>	3.0-3.6	3.0-5.5	0.8	V	
	Input Voltage	HLH <sub>IN</sub>	3.0-3.6	3.0-5.5	1.6		
$\Delta V_{T}$	Minimum Input	A <sub>n</sub> , B <sub>n</sub> , PLH <sub>IN</sub> , DIR, HD	3.3	5.0	0.4		$V_T^+ - V_T^-$
	Hysteresis	C <sub>n</sub>	3.3	5.0	0.8	V	$V_T^+ - V_T^-$
		HLH <sub>IN</sub>	3.3	5.0	0.2		$V_T^+ - V_T^-$
V <sub>OH</sub>	Minimum HIGH	A <sub>n</sub> , HLH	3.0	3.0	2.8		$I_{OH} = -50 \mu A$
	Level Output		3.0	3.0	2.4		$I_{OH} = -4 \text{ mA}$
	Voltage	B <sub>n</sub> , Y <sub>n</sub>	3.0	3.0	2.0	V	I <sub>OH</sub> = -14 mA
		B <sub>n</sub> , Y <sub>n</sub>	3.0	4.5	2.23		$I_{OH} = -14 \text{ mA}$
		PLH	3.15	3.15	3.1		$I_{OH} = -500 \mu A$

## DC Electrical Characteristics (Continued)

Symbol	Parameter		v <sub>cc</sub>	V <sub>CC—Cable</sub>	$T_A = -40^{\circ}C$ to $+85^{\circ}C$	Units	Conditions
Symbol	Par	ameter	(V)	(V)	Guaranteed Limits	Units	Conditions
V <sub>OL</sub>	Maximum LOW	A <sub>n</sub> , HLH	3.0	3.0	0.2		$I_{OL} = 50 \mu A$
	Level Output		3.0	3.0	0.4		$I_{OL} = 4 \text{ mA}$
	Voltage	B <sub>n</sub> , Y <sub>n</sub>	3.0	3.0	0.8	V	I <sub>OL</sub> = 14 mA
		B <sub>n</sub> , Y <sub>n</sub>	3.0	4.5	0.77	V	I <sub>OL</sub> = 14 mA
		PLH	3.0	3.0	0.95		I <sub>OL</sub> = 84 mA
		PLH	3.0	4.5	0.9		I <sub>OL</sub> = 84 mA
R <sub>D</sub>	Maximum Output	B <sub>1</sub> -B <sub>8</sub> , Y <sub>9</sub> -Y <sub>13</sub>	3.3	3.3	60		AL . 5\AL . 3\
	Impedance		3.3	5.0	55		(Note 5)(Note 7)
	Minimum Output	B <sub>1</sub> -B <sub>8</sub> , Y <sub>9</sub> -Y <sub>13</sub>	3.3	3.3	30	Ω	A1 ( 5) (A1 ( 7)
	Impedance		3.3	5.0	35		(Note 5)(Note 7)
R <sub>P</sub>	Maximum Pull-Up	B <sub>1</sub> -B <sub>8</sub> , Y <sub>9</sub> -Y <sub>13.</sub>	3.3	3.3	1650		
	Resistance	C <sub>14</sub> -C <sub>17</sub>	3.3	5.0	1650	_	
	Minimum Pull-Up	B <sub>1</sub> -B <sub>8</sub> , Y <sub>9</sub> -Y <sub>13</sub>	3.3	3.3	1150	Ω	
	Resistance	C <sub>14</sub> -C <sub>17</sub>	3.3	5.0	1150		
I <sub>IH</sub>	Maximum Input	A <sub>9</sub> -A <sub>13</sub> , PLH <sub>IN</sub> ,					V <sub>I</sub> = 3.6V
	Current in	HD, DIR, HLH <sub>IN</sub>	3.6	3.6	1.0		
	HIGH State	C <sub>14</sub> -C <sub>17</sub>	3.6	3.6	50.0	μA	V <sub>I</sub> = 3.6V
		C <sub>14</sub> -C <sub>17</sub>	3.6	5.5	100		$V_1 = 5.5V$
I <sub>IL</sub>	Maximum Input	A <sub>9</sub> -A <sub>13</sub> , PLH <sub>IN</sub> ,					
-	Current in	HD, DIR, HLH <sub>IN</sub>	3.6	3.6	-1.0	μA	$V_{I} = 0.0V$
	LOW State	C <sub>14</sub> -C <sub>17</sub>	3.6	3.6	-3.5	mA	$V_{I} = 0.0V$
		C <sub>14</sub> -C <sub>17</sub>	3.6	5.5	-5.0	mA	$V_{I} = 0.0V$
I <sub>OZH</sub>	Maximum Output	A <sub>1</sub> -A <sub>8</sub>	3.6	3.6	20	μА	V <sub>O</sub> = 3.6V
	Disable Current	B <sub>1</sub> -B <sub>8</sub>	3.6	3.6	50	μΑ	V <sub>O</sub> = 3.6V
	(HIGH)	B <sub>1</sub> -B <sub>8</sub>	3.6	5.5	100	μА	V <sub>O</sub> = 5.5V
I <sub>OZL</sub>	Maximum	A <sub>1</sub> -A <sub>8</sub>	3.6	3.6	-20	μА	$V_0 = 0.0V$
	Output Disable	B <sub>1</sub> -B <sub>8</sub>	3.6	3.6	-3.5	mA	
	Current (LOW)	B <sub>1</sub> -B <sub>8</sub>	3.6	5.5	-5.0	mA	
I <sub>OFF</sub>	Power Down	B <sub>1</sub> -B <sub>8</sub> , Y <sub>9</sub> -Y <sub>13</sub> ,					
	Output Leakage	PLH	0.0	0.0	100	μA	V <sub>O</sub> = 5.5V
I <sub>OFF</sub>	Power Down						
	Input Leakage	C <sub>14</sub> –C <sub>17</sub> , HLH <sub>IN</sub>	0.0	0.0	100	μA	V <sub>I</sub> = 5.5V
I <sub>OFF—ICC</sub>	PowerDown						
	Leakage to V <sub>CC</sub>		0.0	0.0	250	μA	(Note 6)
I <sub>OFF—ICC2</sub>	Power Down Leakage		0.0	0.0	050		(1)-1-0)
	to V <sub>CC—Cable</sub>		0.0	0.0	250	μA	(Note 6)
I <sub>CC</sub>	Maximum Supply		3.6	3.6	45	mA	$V_I = V_{CC}$ or GND
	Current		3.6	5.5	70		$V_I = V_{CC}$ or GND

Note 5: Output impedance is measured with the output active LOW and active HIGH (HD = HIGH).

Note 6: Power-down leakage to  $V_{CC}$  or  $V_{CC\_Cable}$  is tested by simultaneously forcing all pins on the cable-side ( $B_1-B_8$ ,  $Y_9-Y_{13}$ , PLH,  $C_{14}-C_{17}$  and HLH<sub>IN</sub>) to 5.5V and measuring the resulting  $I_{CC}$  or  $I_{CC\_Cable}$ .

Note 7: This parameter is guaranteed but not tested, characterized only.

## **AC Electrical Characteristics**

		T <sub>A</sub> = -40°0			
0	Parameter	V <sub>CC</sub> = 3	Units	Figure Number	
Symbol	Parameter	V <sub>CC—Cable</sub>			
		Min	Max	7	
t <sub>PHL</sub>	A <sub>1</sub> -A <sub>8</sub> to B <sub>1</sub> -B <sub>8</sub>	1.0	8.5	ns	Figure 1
t <sub>PLH</sub>	A <sub>1</sub> -A <sub>8</sub> to B <sub>1</sub> -B <sub>8</sub>	1.0	8.5	ns	Figure 2
t <sub>PHL</sub>	B <sub>1</sub> -B <sub>8</sub> to A <sub>1</sub> -A <sub>8</sub>	1.0	14.0	ns	Figure 3
t <sub>PLH</sub>	B <sub>1</sub> -B <sub>8</sub> to A <sub>1</sub> -A <sub>8</sub>	1.0	14.0	ns	Figure 3
t <sub>PHL</sub>	A <sub>9</sub> -A <sub>13</sub> to Y <sub>9</sub> -Y <sub>13</sub>	1.0	8.5	ns	Figure 1
t <sub>PLH</sub>	A <sub>9</sub> -A <sub>13</sub> to Y <sub>9</sub> -Y <sub>13</sub>	1.0	8.5	ns	Figure 2
t <sub>PHL</sub>	C <sub>14</sub> -C <sub>17</sub> to A <sub>14</sub> -A <sub>17</sub>	1.0	10.0	ns	Figure 3
t <sub>PLH</sub>	C <sub>14</sub> –C <sub>17</sub> to A <sub>14</sub> –A <sub>17</sub>	1.0	10.0	ns	Figure 3
t <sub>SKEW</sub>	LH-LH or HL-HL		2.0	ns	(Note 8)
t <sub>PHL</sub>	PLH <sub>IN</sub> to PLH	1.0	8.5	ns	Figure 1
t <sub>PLH</sub>	PLH <sub>IN</sub> to PLH	1.0	8.5	ns	Figure 2
t <sub>PHL</sub>	HLH <sub>IN</sub> to HLH	1.0	10.0	ns	Figure 3
t <sub>PLH</sub>	HLH <sub>IN</sub> to HLH	1.0	12.0	ns	Figure 3
t <sub>PHZ</sub>	Output Disable Time	1.0	10.0		Figure 4
t <sub>PLZ</sub>	DIR to A <sub>1</sub> -A <sub>8</sub>	1.0	10.0	ns	
t <sub>PZH</sub>	Output Enable Time	1.0	10.0		Figure 5
t <sub>PZL</sub>	DIR to A <sub>1</sub> -A <sub>8</sub>	1.0	10.0	ns	
t <sub>PHZ</sub>	Output Disable Time	1.0	13.0		F: 0
t <sub>PLZ</sub>	DIR to B <sub>1</sub> –B <sub>8</sub>	1.0	10.0	ns	Figure 6
t <sub>pEN</sub>	Output Enable Time	4.0	0.0		Figure 2
	HD to B <sub>1</sub> -B <sub>8</sub> , Y <sub>9</sub> -Y <sub>13</sub>	1.0	8.0	ns	
t <sub>pDIS</sub>	Output Disable Time HD to B <sub>1</sub> -B <sub>8</sub> , Y <sub>9</sub> -Y <sub>13</sub>	1.0	12.0	ns	Figure 2

Note 8: t<sub>SKEW</sub> is measured for common edge output transitions and compares the measured propagation delay for a given path type:

- (i)  $A_1$ – $A_8$  to  $B_1$ – $B_8$ ,  $A_9$ – $A_{13}$  to  $Y_9$ – $Y_{13}$
- (ii) B<sub>1</sub>-B<sub>8</sub> to A<sub>1</sub>-A<sub>8</sub>
- (iii) C<sub>14</sub>-C<sub>17</sub> to A<sub>14</sub>-A<sub>17</sub>

## Capacitance

Symbol	Parameter	Тур	Units	Conditions
C <sub>IN</sub>	Input Capacitance	3	pF	$V_{CC} = 0.0V \text{ (HD, DIR, A}_9 - A_{13}, C_{14} - C_{17}, PLH_{IN} \text{ and HLH}_{IN})$
C <sub>I/O</sub> (Note 9)	I/O Pin Capacitance	5	pF	$V_{CC} = 3.3V$

Note 9: C<sub>I/O</sub> is measured at frequency = 1 MHz, per MIL-STD-883B, Method 3012

## **AC Loading and Waveforms**

Pulse Generator for all pulses: Rate  $\leq$ 1.0 MHz;  $Z_0 \leq 50\Omega$ ;  $t_f \leq$  2.5 ns,  $t_r \leq$  2.5 ns.



FIGURE 1.  $t_{PHL}$  Test Load and Waveforms  $A_1-A_8 \ to \ B_1-B_8$   $A_9-A_{13} \ to \ Y_9-Y_{13}$  PLHin to PLH






FIGURE 2.  $t_{\rm pLH}$ ,  $t_{\rm pEn}$ ,  $t_{\rm pDis}$  Test Load and Waveforms  $A_1$ - $A_8$  to  $B_1$ - $B_8$ ,  $A_9$ - $A_{13}$  to  $Y_9$ - $Y_{13}$  PLHin to PLH, HD to  $B_1$ - $B_8$ ,  $Y_9$ - $Y_{13}$ , PLH




 $V_{MO} = 50\% V_{CC}$ 

FIGURE 3.  $t_{PHL}$ ,  $t_{PLH}$  Test Load and Waveforms  $B_1-B_8$  to  $A_1-A_8$ ,  $C_{14}-C_{17}$  to  $A_{14}-A_{17}$ , HLHin to HLH







# 48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Number MTD48

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com