

January 2008

# 74LVTH273 Low Voltage Octal D-Type Flip-Flop with Clear

#### Features

- Input and output interface capability to systems at 5V V<sub>CC</sub>
- Bushold on the data inputs eliminate the need for external pull-up resistors to hold unused inputs
- Outputs source/sink –32mA/+64mA
- Functionally compatible with the 74 series 273
- Latch-up performance exceeds 500mA
- ESD performance:
  - Human-body model > 2000V
  - Machine model > 200V
  - Charged-device model > 1000V

## **General Description**

The LVTH273 is a high-speed, low-power positive-edgetriggered octal D-type flip-flop featuring separate D-type inputs for each flip-flop. A buffered Clock (CP) and Clear (CLR) are common to all flip-flops.

The state of each D-type input, one setup time before the positive clock transition, is transferred to the corresponding flip-flop's output.

The LVTH273 data inputs include bushold, eliminating the need for external pull-up resistors to hold unused inputs.

These octal flip-flops are designed for low-voltage (3.3V)  $V_{CC}$  applications, but with the capability to provide a TTL interface to a 5V environment. The LVTH273 is fabricated with an advanced BiCMOS technology to achieve high speed operation similar to 5V ABT while maintaining low power dissipation.


#### **Ordering Information**

Order Number	Package Number	Package Description
74LVTH273WM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74LVTH273SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74LVTH273MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering number.

All packages are lead free per JEDEC: J-STD-020B standard.

#### **Connection Diagram**




#### **Pin Description**

Pin Names	Description
D <sub>0</sub> –D <sub>7</sub>	Data Inputs
СР	Clock Pulse Input
CLR	Clear
O <sub>0</sub> -O <sub>7</sub>	Outputs

### **Functional Description**

The LVTH273 consists of eight positive-edge-triggered flip-flops with individual D-type inputs. The buffered Clock and Clear are common to all flip-flops. The eight flip-flops will store the state of their individual D-type inputs that meet the setup and hold time requirements on the LOW-to-HIGH Clock (CP) transition. When the Clock is either HIGH or LOW, the D-input signal has no effect at the output. When the Clear (CLR) is LOW, all Outputs will be forced LOW.



### **Truth Table**

	Inputs		Outputs
D <sub>n</sub>	СР	CLR	O <sub>n</sub>
Н	~	Н	Н
L	~	Н	L
Х	H or L	Н	O <sub>o</sub>
Х	Х	L	L


H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

✓ = LOW-to-HIGH Transition

O<sub>o</sub> = Previous O<sub>o</sub> before HIGH-to-LOW of CP



#### Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Logic Diagram

## **Absolute Maximum Ratings**

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Rating
V <sub>CC</sub>	Supply Voltage	-0.5V to +4.6V
VI	DC Input Voltage	-0.5V to +7.0V
V <sub>O</sub>	DC Output Voltage <sup>,</sup> Output in HIGH or LOW State <sup>(1)</sup>	-0.5V to +7.0V
I <sub>IK</sub>	DC Input Diode Current, V <sub>I</sub> < GND	–50mA
I <sub>OK</sub>	DC Output Diode Current, V <sub>O</sub> < GND	–50mA
Ι <sub>Ο</sub>	DC Output Current, $V_0 > V_{CC}$	
	Output at HIGH State	64mA
	Output at LOW State	128mA
I <sub>CC</sub>	DC Supply Current per Supply Pin	±64mA
I <sub>GND</sub>	DC Ground Current per Ground Pin	±128mA
T <sub>STG</sub>	Storage Temperature	–65°C to +150°C

#### Note:

1. I<sub>O</sub> Absolute Maximum Rating must be observed.

### **Recommended Operating Conditions**

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

Symbol	Parameter		Max	Units
V <sub>CC</sub>	Supply Voltage	2.7	3.6	V
VI	Input Voltage	0	5.5	V
I <sub>OH</sub>	HIGH-Level Output Current		-32	mA
I <sub>OL</sub>	LOW-Level Output Current		64	mA
T <sub>A</sub>	Free-Air Operating Temperature		85	°C
$\Delta t / \Delta V$	Input Edge Rate, $V_{IN} = 0.8V - 2.0V$ , $V_{CC} = 3.0V$	0	10	ns/V

### **DC Electrical Characteristics**

			V <sub>CC</sub>		T <sub>A</sub> =-4	0°C to +	85°C	
Symbol	Param	eter	(V)	Conditions	Min.	Typ. <sup>(2)</sup>	Max.	Units
V <sub>IK</sub>	Input Clamp Dio	de Voltage	2.7	I <sub>I</sub> = -18mA			-1.2	V
V <sub>IH</sub>	Input HIGH Volta	ige	2.7–3.6	$V_0 \le 0.1V$ or	2.0			V
V <sub>IL</sub>	Input LOW Volta	ge	2.7–3.6	$V_{O} \ge V_{CC} - 0.1V$			0.8	V
V <sub>OH</sub>	Output HIGH Vol	ltage	2.7–3.6	I <sub>OH</sub> = -100μA	V <sub>CC</sub> - 0.2			V
			2.7	I <sub>OH</sub> = -8mA	2.4			
			3.0	$I_{OH} = -32mA$	2.0			
V <sub>OL</sub>	Output LOW Volt	age	2.7	I <sub>OL</sub> = 100μA			0.2	V
				$I_{OL} = 24 \text{mA}$			0.5	Ī
			3.0	I <sub>OL</sub> = 16mA			0.4	
			$I_{OL} = 32mA$			0.5		
				$I_{OL} = 64 \text{mA}$			0.55	
I <sub>I(HOLD)</sub>	Bushold Input Minimum Drive		3.0	$V_{I} = 0.8V$	75			μA
				V <sub>I</sub> = 2.0V	-75			
I <sub>I(OD)</sub>	Bushold Input O		3.0	(3)	500			μA
	Current to Chang	ge State		(4)	-500			
l <sub>l</sub>	Input Current		3.6	$V_{I} = 5.5V$			10	μA
		Control Pins	3.6	$V_I = 0V \text{ or } V_{CC}$			±1	
		Data Pins	3.6	$V_I = 0V$			-5	
				$V_I = V_{CC}$			1	
I <sub>OFF</sub>	Power Off Leaka	ge Current	0	$0V \le V_1 \text{ or } V_0 \le 5.5V$			±100	μA
I <sub>CCH</sub>	Power Supply Current		3.6	Outputs HIGH			0.19	mA
I <sub>CCL</sub>	Power Supply Current		3.6	Outputs LOW			5	mA
$\Delta I_{CC}$	Increase in Powe	er Supply	3.6	One Input at V <sub>CC</sub> – 0.6V,			0.2	mA
	Current <sup>(5)</sup>			Other Inputs at V <sub>CC</sub> or GND				

#### Notes:

2. All typical values are at  $V_{CC}$  = 3.3V,  $T_A$  = 25°C.

3. An external driver must source at least the specified current to switch from LOW-to-HIGH.

4. An external driver must sink at least the specified current to switch from HIGH-to-LOW.

5. This is the increase in supply current for each input that is at the specified voltage level rather than  $V_{CC}$  or GND.

# Dynamic Switching Characteristics<sup>(6)</sup>

			Conditions	٦	Γ <sub>A</sub> = 25°0		
Symbol	Parameter	V <sub>CC</sub> (V)	$C_L = 50 pF, R_L = 500 \Omega$	Min.	Тур.	Ma.x	Units
V <sub>OLP</sub>	Quiet Output Maximum Dynamic V <sub>OL</sub>	3.3	(7)		0.8		V
V <sub>OLV</sub>	Quiet Output Minimum Dynamic V <sub>OL</sub>	3.3	(7)		-0.8		V

Notes:

6. Characterized in SOIC package. Guaranteed parameter, but not tested.

7. Max number of outputs defined as (n). n-1 data inputs are driven 0V to 3V. Output under test held LOW.

## **AC Electrical Characteristics**

					40°C to			
			V <sub>CC</sub>	= 3.3V ±	0.3V	V <sub>CC</sub> =	= <b>2.7V</b>	
Symbol		Parameter	Min.	Typ. <sup>(8)</sup>	Max.	Min.	Max.	Units
f <sub>MAX</sub>	Maximum Clo	ock Frequency	150			150		MHz
t <sub>PLH</sub>	Propagation I	Delay. CP to O <sub>n</sub>	1.7		4.9	1.7	5.5	ns
t <sub>PHL</sub>			1.9		4.8	1.9	5.1	
t <sub>PHL</sub>	Propagation I	Delay CLR to O <sub>n</sub>	1.6		4.8	1.6	5.4	ns
t <sub>W</sub>	Pulse Duratio	n	3.3			3.3		ns
t <sub>S</sub>	Setup Time	Data HIGH or LOW before CF	2.3			2.7		ns
		CLR HIGH before CP	2.3			2.7		
t <sub>H</sub>	Hold Time	Data HIGH or LOW after CP	0			0		ns

Note:


8. All typical values are at  $V_{CC} = 3.3V$ ,  $T_A = 25^{\circ}C$ .

## Capacitance<sup>(9)</sup>

Symbol	Parameter	Conditions	Typical	Units
C <sub>IN</sub>	Input Capacitance	$V_{CC} = 0V, V_I = 0V \text{ or } V_{CC}$	3	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = 3.0$ V, $V_{O} = 0$ V or $V_{CC}$	6	pF

Note:

9. Capacitance is measured at frequency f = 1MHz, per MIL-STD-883B, Method 3012.




#### Figure 1. 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: <u>http://www.fairchildsemi.com/packaging/</u>

©1999 Fairchild Semiconductor Corporation 74LVTH273 Rev. 1.6.0


74LVTH273 — Low Voltage Octal D-Type Flip-Flop with Clear



Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings:

74LVTH273 — Low Voltage Octal D-Type Flip-Flop with Clear

http://www.fairchildsemi.com/packaging/



# ©1999 Fairchild Semiconductor Corporation 74LVTH273 Rev. 1.6.0

http://www.fairchildsemi.com/packaging/

specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings:

Figure 3. 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions,



SEMICONDUCTOR

#### TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

ACE $x^{@}$ Build it Now <sup>TM</sup> CorePLUS <sup>TM</sup> CROSSVOLT <sup>TM</sup> CTL <sup>TM</sup> Current Transfer Logic <sup>TM</sup> EcoSPARK <sup>®</sup> EZSWITCH <sup>TM</sup> * $\overrightarrow{F}^{@}$ Fairchild <sup>®</sup> Fairchild <sup>®</sup> Fairchild <sup>®</sup> Fairchild Semiconductor <sup>®</sup> FACT Quiet Series <sup>TM</sup> FACT <sup>®</sup> FAST <sup>®</sup> FastvCore <sup>TM</sup>	FPS <sup>™</sup> FRFET <sup>®</sup> Global Power Resource <sup>SM</sup> Green FPS <sup>™</sup> e-Series <sup>™</sup> GTO <sup>™</sup> <i>i-Lo</i> <sup>™</sup> IntelliMAX <sup>™</sup> ISOPLANAR <sup>™</sup> MegaBuck <sup>™</sup> MICROCOUPLER <sup>™</sup> MicroFET <sup>™</sup> MicroPak <sup>™</sup> MillerDrive <sup>™</sup> Motion-SPM <sup>™</sup> OPTOLOGIC <sup>®</sup> OPTOLOGIC <sup>®</sup>	PDP-SPM <sup>™</sup> Power220 <sup>®</sup> POWEREDGE <sup>®</sup> Power-SPM <sup>™</sup> PowerTrench <sup>®</sup> Programmable Active Droop <sup>™</sup> QFET <sup>®</sup> QS <sup>™</sup> QT Optoelectronics <sup>™</sup> Quiet Series <sup>™</sup> RapidConfigure <sup>™</sup> SMART START <sup>™</sup> SPM <sup>®</sup> STEALTH <sup>™</sup> SuperFET <sup>™</sup> SuperSOT <sup>™</sup> 43 SuperSOT <sup>™</sup> 46	SupreMOS <sup>™</sup> SyncFET <sup>™</sup> General The Power Franchise <sup>®</sup> <b>P</b> franchise TinyBoost <sup>™</sup> TinyBuck <sup>™</sup> TinyLogic <sup>®</sup> TINYOPTO <sup>™</sup> TinyPOwer <sup>™</sup> TinyPOwer <sup>™</sup> TinyPWM <sup>™</sup> TinyPWM <sup>™</sup> TinyWire <sup>™</sup> µSerDes <sup>™</sup> UHC <sup>®</sup> Ultra FRFET <sup>™</sup>
FlashWriter <sup>®*</sup>	e control canvar	SuperSOT™-8	VCX™

\* EZSWITCH<sup>TM</sup> and FlashWriter<sup>®</sup> are trademarks of System General Corporation, used under license by Fairchild Semiconductor.

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- 1. Life support devices or systems are devices or systems 2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild Semiconductor. The datasheet is printed for reference information only.

### PRODUCT STATUS DEFINITIONS