January 2000 Revised November 2000

### FAIRCHILD

SEMICONDUCTOR TM

## 74LVTH16652 Low Voltage 16-Bit Transceiver/Register with 3-STATE Outputs

#### **General Description**

The LVTH16652 consists of sixteen bus transceiver circuits with D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Each byte has separate control inputs which can be shorted together for full 16-bit operation. Data on the A or B bus will be clocked into the registers as the appropriate clock pin <u>goes</u> to the HIGH logic level. Output Enable pins (OEAB, OEBA) are provided to control the transceiver function (see Functional Description).

The LVTH16652 data inputs include bushold, eliminating the need for external pull-up resistors to hold unused inputs.

The transceivers are designed for low-voltage (3.3V) V<sub>CC</sub> applications, but with the capability to provide a TTL interface to a 5V environment. The LVTH16652 is fabricated with an advanced BiCMOS technology to achieve high speed operation similar to 5V ABT while maintaining low power dissipation.

#### Features

- $\blacksquare$  Input and output interface capability to systems at 5V  $\rm V_{CC}$
- Bushold data inputs eliminate the need for external pull-up resistors to hold unused inputs
- Live insertion/extraction permitted
- Power Up/Down high impedance provides glitch-free bus loading
- Outputs source/sink –32 mA/+64 mA
- Functionally compatible with the 74 series 16652
- Latch-up performance exceeds 500 mA
- ESD performance: Human-body model > 2000V Machine model > 200V Charged-device model > 1000V

#### **Ordering Code:**

Order Number	Package Number	Package Description
74LVTH16652MEA	MS56A	56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300 Wide
74LVTH16652MTD	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
Devices also evoilable in	Tone and Deal Creatify	by opponding suffix latter "V" to the ordering code

Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

© 2000 Fairchild Semiconductor Corporation DS012024

# 74LVTH16652

Pin Descriptions				
Pin Names	Description			
A <sub>0</sub> -A <sub>15</sub>	Data Register A Inputs/			
	3-STATE Outputs			
B <sub>0</sub> -B <sub>15</sub>	Data Register B Inputs/			
	3-STATE Outputs			
CPAB <sub>n</sub> , CPBA <sub>n</sub>	Clock Pulse Inputs			

Select Inputs

Output Enable Inputs

 $SAB_n$ ,  $SBA_n$ 

OEAB<sub>n</sub>, OEBA<sub>n</sub>


#### **Truth Table**

(Note 1)

		Inp	uts			Inputs/	Outputs	Operating Mode
OEAB <sub>1</sub>	OEBA <sub>1</sub>	CPAB <sub>1</sub>	CPBA <sub>1</sub>	SAB <sub>1</sub>	SBA1	A <sub>0</sub> thru A <sub>7</sub>	B <sub>0</sub> thru B <sub>7</sub>	
L	Н	H or L	H or L	Х	Х	Input	Input	Isolation
L	Н	~	~	Х	Х			Store A and B Data
Х	Н	~	H or L	Х	Х	Input	Not Specified	Store A, Hold B
Н	н	~	~	Х	Х	Input	Output	Store A in Both Registers
L	Х	H or L	~	Х	Х	Not Specified	Input	Hold A, Store B
L	L	~	~	Х	Х	Output	Input	Store B in Both Registers
L	L	Х	Х	Х	L	Output	Input	Real-Time B Data to A Bus
L	L	Х	H or L	Х	Н			Store B Data to A Bus
Н	Н	Х	Х	L	Х	Input	Output	Real-Time A Data to B Bus
Н	Н	H or L	Х	Н	Х			Stored A Data to B Bus
Н	L	H or L	H or L	Н	Н	Output	Output	Stored A Data to B Bus and
								Stored B Data to A Bus

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial  $\checkmark$  = LOW-to-HIGH Clock Transition

Note 1: The data output functions may be enabled or disabled by various signals at OEAB or OEBA inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every LOW-to-HIGH transition on the clock inputs. This also applies to data I/O (A and B: 8–15) and #2 control pins




#### **Functional Description**

In the transceiver mode, data present at the HIGH impedance port may be stored in either the A or B register or both.

The select  $(\mathsf{SAB}_n, \mathsf{SBA}_n)$  controls can multiplex stored and real-time.

The examples below demonstrate the four fundamental bus-management functions that can be performed with the LVTH16652.

Data on the A or B data bus, or both can be stored in the internal D flip-flop by LOW-to-HIGH transitions at the appropriate Clock Inputs (CPAB<sub>n</sub>, CPBA<sub>n</sub>) regardless of the Select or Output Enable Inputs. When SAB and SBA are in the real time transfer mode, it is also possible to store data without using the internal D flip-flops by simultaneously enabling OEAB<sub>n</sub> and OEBA<sub>n</sub>. In this configuration each Output reinforces its Input. Thus when all other data sources to the two sets of bus lines are in a HIGH impedance state, each set of bus lines will remain at its last state.



Symbol	Parameter	Value	Conditions	Units
V <sub>CC</sub>	Supply Voltage	-0.5 to +4.6		V
VI	DC Input Voltage	-0.5 to +7.0		V
Vo	DC Output Voltage	-0.5 to +7.0	Output in 3-STATE	V
		-0.5 to +7.0	Output in HIGH or LOW State (Note 3)	v
I <sub>IK</sub>	DC Input Diode Current	-50	V <sub>I</sub> < GND	mA
I <sub>OK</sub>	DC Output Diode Current	-50	V <sub>O</sub> < GND	mA
I <sub>O</sub>	DC Output Current	64	V <sub>O</sub> > V <sub>CC</sub> Output at HIGH State	mA
		128	V <sub>O</sub> > V <sub>CC</sub> Output at LOW State	ШA
Icc	DC Supply Current per Supply Pin	±64		mA
I <sub>GND</sub>	DC Ground Current per Ground Pin	±128		mA
T <sub>STG</sub>	Storage Temperature	-65 to +150		°C

# Recommended Operating Conditions

Symbol	Parameter	Min	Max	Units
V <sub>CC</sub>	Supply Voltage	2.7	3.6	V
VI	Input Voltage	0	5.5	V
I <sub>ОН</sub>	HIGH-Level Output Current		-32	mA
I <sub>OL</sub>	LOW-Level Output Current		64	mA
T <sub>A</sub>	Free-Air Operating Temperature	-40	85	°C
$\Delta t / \Delta V$	Input Edge Rate, V <sub>IN</sub> = 0.8V–2.0V, V <sub>CC</sub> = 3.0V	0	10	ns/V

Note 2: Absolute Maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute maximum rated conditions is not implied. Note 3: I<sub>O</sub> Absolute Maximum Rating must be observed.

74LVTH16652

#### atriaal Ch -

Symbol	Parameter		V <sub>cc</sub>	$T_A = -40^{\circ}$	C to +85°C	Units	Conditions	
Symbol	Farameter		(V)	Min	Max	Units	Conditions	
V <sub>IK</sub>	Input Clamp Diode Voltage		2.7		-1.2	V	I <sub>I</sub> = -18 mA	
VIH	Input HIGH Voltage		2.7–3.6	2.0		V	$V_0 \le 0.1V$ or	
V <sub>IL</sub>	Input LOW Voltage		2.7–3.6		0.8	v	$V_O \ge V_{CC} - 0.1V$	
V <sub>OH</sub>	Output HIGH Voltage		2.7–3.6	V <sub>CC</sub> - 0.2			I <sub>OH</sub> = -100 μA	
			2.7	2.4		V	I <sub>OH</sub> = -8 mA	
		3.0	2.0			I <sub>OH</sub> = -32 mA		
V <sub>OL</sub>	Output LOW Voltage		2.7		0.2		I <sub>OL</sub> = 100 μA	
			2.7		0.5		I <sub>OL</sub> = 24 mA	
			3.0		0.4	V	I <sub>OL</sub> = 16 mA	
			3.0		0.5		I <sub>OL</sub> = 32 mA	
			3.0		0.55		I <sub>OL</sub> = 64 mA	
I <sub>I(HOLD)</sub>	Bushold Input Minimum Drive		3.0	75		μA	$V_{I} = 0.8V$	
				-75		μΛ	$V_{I} = 2.0V$	
I <sub>I(OD)</sub>	Bushold Input Over-Drive		3.0	500		μA	(Note 4)	
	Current to Change State			-500		μА	(Note 5)	
l <sub>l</sub>	Input Current		3.6		10		$V_{I} = 5.5V$	
		Control Pins	3.6		±1	μA	$V_I = 0V \text{ or } V_{CC}$	
		Data Pins	3.6		-5	μΑ	$V_I = 0V$	
		Data Filis	3.0		1		$V_I = V_{CC}$	
I <sub>OFF</sub>	Power Off Leakage Current		0		±100	μΑ	$0V \le V_1 \text{ or } V_0 \le 5.5V$	
I <sub>PU/PD</sub>	Power up/down 3-STATE		0–1.5V		±100	μA	V <sub>O</sub> = 0.5V to 3.0V	
	Output Current					$V_I = GND \text{ or } V_{CC}$		
l <sub>ozl</sub>	3-STATE Output Leakage Cur	rent	3.6		-5	μΑ	$V_0 = 0.0V$	
I <sub>OZH</sub>	3-STATE Output Leakage Cur	rent	3.6		5	μΑ	V <sub>O</sub> = 3.6V	
I <sub>OZH</sub> +	3-STATE Output Leakage Cur	rent	3.6		10	μΑ	$V_{CC} < V_O \le 5.5V$	
I <sub>ССН</sub>	Power Supply Current		3.6		0.19	mA	Outputs HIGH	
I <sub>CCL</sub>	Power Supply Current		3.6		5	mA	Outputs LOW	
I <sub>CCZ</sub>	Power Supply Current		3.6		0.19	mA	Outputs Disabled	
I <sub>ccz+</sub>	Power Supply Current		3.6		0.19	mA	$V_{CC} \le V_O \le 5.5V$ ,	
							Outputs Disabled	
Δl <sub>CC</sub>	Increase in Power Supply Cur	rent	3.6		0.2	mA	One Input at V <sub>CC</sub> – 0.6V	
	(Note 6)						Other Inputs at V <sub>CC</sub> or GN	

Note 5: An external driver must sink at least the specified current to switch from HIGH-to-LOW.

Note 6: This is the increase in supply current for each input that is at the specified voltage level rather than V<sub>CC</sub> or GND.

#### Dynamic Switching Characteristics (Note 7)

Symbol	Parameter	$V_{CC}$ $T_A = 25^{\circ}C$				Units	Conditions	
Symbol	Faiameter	(V)	Min	Тур Мах		Units	$\textbf{C}_{\textbf{L}}=\textbf{50}~\textbf{pF},~\textbf{R}_{\textbf{L}}=\textbf{500}\Omega$	
V <sub>OLP</sub>	Quiet Output Maximum Dynamic V <sub>OL</sub>	3.3		0.8		V	(Note 8)	
V <sub>OLV</sub>	Quiet Output Minimum Dynamic V <sub>OL</sub>	3.3		-0.8		V	(Note 8)	

Note 7: Characterized in SOIC package. Guaranteed parameter, but not tested.

Note 8: Max number of outputs defined as (n). n-1 data inputs are driven 0V to 3V. Output under test held LOW.

Symbol	ol Parameter			Units			
			$V_{CC} = 3.$	$3V \pm 0.3V$	$V_{CC} = 2.7V$		
			Min	Max	Min	Max	
f <sub>MAX</sub>	Maximum Clock	Frequency	150		150		MHz
t <sub>PHL</sub>	Propagation Dela	ау	1.3	4.8	1.3	5.4	ns
t <sub>PLH</sub>	CPAB or CPBA t	o A or B	1.3	5.1	1.3	5.6	113
t <sub>PHL</sub>	Propagation Dela	ау	1.0	4.5	1.0	5.1	ns
t <sub>PLH</sub>	H Data to A or B		1.0	4.4	1.0	4.7	ns
t <sub>PHL</sub>	Propagation Dela	ау	1.0	4.9	1.0	5.5	ns
t <sub>PLH</sub>	SBA or SAB to A	1.0	4.8	1.0	5.4	110	
t <sub>PZL</sub>	Output Enable Ti	1.0	4.9	1.0	5.8		
t <sub>PZH</sub>	OE to A		1.0	4.8	1.0	5.8	ns
t <sub>PLZ</sub>	Output Disable T	ime	1.6	5.6	1.6	6.1	
t <sub>PHZ</sub>	OE to A		2.0	5.4	2.0	6.1	ns
t <sub>PZL</sub>	Output Enable Ti	me	1.3	5.0	1.3	5.4	
t <sub>PZH</sub>	OE to B		1.3	4.8	1.3	5.4	ns
t <sub>PLZ</sub>	Output Disable T	ime	1.3	5.5	1.3	6.2	
t <sub>PHZ</sub>	OE to B		1.3	5.6	1.3	6.3	ns
ts	Setup Time	A or B before CPAB or CPBA, Data HIGH	1.2		1.5		
		A or B before CPAB or CPBA, Data LOW	2.0		2.8		ns
t <sub>H</sub>	Hold Time	A or B before CPAB or CPBA, Data HIGH	0.5		0.0		
		A or B before CPAB or CPBA, Data LOW	0.5		0.5		ns
t <sub>W</sub>	Pulse Width	CPAB or CPBA HIGH or LOW	3.3		3.3		ns
tOSHL	Output to Output	Skew (Note 9)		1.0		1.0	1
tosLH				1.0		1.0	ns

Capacitance (Note 10)

Symbol	Parameter	Conditions	Typical	Units
C <sub>IN</sub>	Input Capacitance	$V_{CC} = Open, V_I = 0V \text{ or } V_{CC}$	4	pF
C <sub>I/O</sub>	Input/Output Capacitance	$V_{CC} = 3.0V, V_O = 0V \text{ or } V_{CC}$	8	pF

Iz, per MIL-STD-883, Method 3012

