

January 2008

74LVT374, 74LVTH374 Low Voltage Octal D-Type Flip-Flop with 3-STATE Outputs

Features

- Input and output interface capability to systems at 5V V_{CC}
- Bus-Hold data inputs eliminate the need for external pull-up resistors to hold unused inputs (74LVTH374), also available without bushold feature (74LVT374)
- Live insertion/extraction permitted
- Power Up/Down high impedance provides glitch-free bus loading
- Outputs source/sink -32mA/+64mA
- Functionally compatible with the 74 series 374
- Latch-up performance exceeds 500mA
- ESD performance:
 - Human-body model > 2000V
 - Machine model > 200V
 - Charged-device model > 1000V

General Description

The LVT374 and LVTH374 are high-speed, low-power octal D-type flip-flops featuring separate D-type inputs for each flip-flop and 3-STATE outputs for bus-oriented applications. A buffered Clock (CP) and Output Enable (\overline{OE}) are common to all flip-flops.


The LVTH374 data inputs include bushold, eliminating the need for external pull-up resistors to hold unused inputs.

These octal flip-flops are designed for low-voltage (3.3V) V_{CC} applications, but with the capability to provide a TTL interface to a 5V environment. The LVT374 and LVTH374 are fabricated with an advanced BiCMOS technology to achieve high speed operation similar to 5V ABT while maintaining low power dissipation.


Ordering Information

| | Package | |
|--------------|---------|---|
| Order Number | Number | Package Description |
| 74LVT374WM | M20B | 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide |
| 74LVT374SJ | M20D | 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide |
| 74LVT374MTC | MTC20 | 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide |
| 74LVTH374WM | M20B | 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide |
| 74LVTH374SJ | M20D | 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide |
| 74LVTH374MTC | MTC20 | 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide |

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering number.



Connection Diagram




Pin Description

| Pin Names | Description |
|--------------------------------|-----------------------------|
| D ₀ –D ₇ | Data Inputs |
| СР | Clock Pulse Input |
| ŌĒ | 3-STATE Output Enable Input |
| O ₀ -O ₇ | 3-STATE Outputs |

Functional Description

The LVT374 and LVTH374 consist of eight edge-triggered flip-flops with individual D-type inputs and 3-STATE true outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flip-flops will store the state of their individual D inputs that meet the setup and hold time requirements on the LOW-to-HIGH Clock (CP) transition. With the Output Enable $(\overline{\text{OE}})$ LOW, the contents of the eight flip-flops are available at the outputs. When the $\overline{\text{OE}}$ is HIGH, the outputs go to the high impedance state. Operation of the $\overline{\text{OE}}$ input does not affect the state of the flip-flops.

Logic Symbols



Truth Table

| | Outputs | | |
|----------------|---------|----|----------------|
| D _n | СР | ŌĒ | O _n |
| Н | ~ | L | Н |
| L | ~ | L | L |
| Х | L | L | O _o |
| Х | Х | Н | Z |

H = HIGH Voltage Level

L = LOW Voltage Level


X = Immaterial

Z = High Impedance

✓ = LOW-to-HIGH Transition

O_o = Previous O_o before HIGH-to-LOW of CP

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

| Symbol | Parameter | Rating | | |
|------------------|---|-----------------|--|--|
| V _{CC} | Supply Voltage | -0.5V to +4.6V | | |
| V _I | DC Input Voltage | -0.5V to +7.0V | | |
| Vo | DC Output Voltage | | | |
| | Output in 3-STATE | -0.5V to +7.0V | | |
| | Output in HIGH or LOW State ⁽¹⁾ | -0.5V to +7.0V | | |
| I _{IK} | DC Input Diode Current, V _I < GND | | | |
| I _{OK} | DC Output Diode Current, V _O < GND | | | |
| Io | DC Output Current, V _O > V _{CC} | | | |
| | Output at HIGH State | 64mA | | |
| | Output at LOW State | 128mA | | |
| I _{CC} | DC Supply Current per Supply Pin | ±64mA | | |
| I _{GND} | DC Ground Current per Ground Pin | ±128mA | | |
| T _{STG} | Storage Temperature | −65°C to +150°C | | |

Note:

1. IO Absolute Maximum Rating must be observed.

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

| Symbol | Parameter | Min | Max | Units |
|-----------------|---|-----|-----|-------|
| V _{CC} | Supply Voltage | 2.7 | 3.6 | V |
| VI | Input Voltage | 0 | 5.5 | V |
| I _{OH} | HIGH-Level Output Current | | -32 | mA |
| I _{OL} | LOW-Level Output Current | | 64 | mA |
| T _A | Free-Air Operating Temperature | -40 | 85 | °C |
| Δt / ΔV | Input Edge Rate, $V_{IN} = 0.8V-2.0V$, $V_{CC} = 3.0V$ | 0 | 10 | ns/V |

DC Electrical Characteristics

| | Parameter | | | | T A = | 40°C to + | 85°C | |
|-------------------------------------|---|--------------|---------------------|---|----------------------|---------------------|------|-------|
| Symbol | | | V _{CC} (V) | Conditions | Min. | Typ. ⁽²⁾ | Max. | Units |
| V _{IK} | Input Clamp Di | ode Voltage | 2.7 | $I_I = -18mA$ | | | -1.2 | V |
| V _{IH} | Input HIGH Vol | tage | 2.7–3.6 | $V_0 \le 0.1V$ or | 2.0 | | | V |
| V _{IL} | Input LOW Voltage | | 2.7–3.6 | $V_O \ge V_{CC} - 0.1V$ | | | 0.8 | V |
| V _{OH} | Output HIGH V | oltage/ | 2.7–3.6 | $I_{OH} = -100 \mu A$ | V _{CC} -0.2 | | | V |
| | | | 2.7 | $I_{OH} = -8mA$ | 2.4 | | | |
| | | | 3.0 | $I_{OH} = -32 \text{mA}$ | 2.0 | | | |
| V _{OL} | Output LOW Vo | oltage | 2.7 | $I_{OL} = 100 \mu A$ | | | 0.2 | V |
| | | | | I _{OL} = 24mA | | | 0.5 | |
| | | | 3.0 | I _{OL} = 16mA | | | 0.4 | |
| | | | | $I_{OL} = 32mA$ | | | 0.5 | |
| | | | | $I_{OL} = 64 \text{mA}$ | | | 0.55 | |
| I _{I(HOLD)} ⁽³⁾ | Bushold Input I | Minimum | 3.0 | V _I = 0.8V | 75 | | | μA |
| | Drive | | | V _I = 2.0V | -75 | | | |
| I _{I(OD)} (3) | Bushold Input | | 3.0 | (4) | 500 | | | μA |
| Current to Cha | nge State | | (5) | -500 | | | 1 | |
| I _I | Input Current | | 3.6 | V _I = 5.5V | | | 10 | μA |
| | | Control Pins | 3.6 | $V_I = 0V \text{ or } V_{CC}$ | | | ±1 | |
| | | Data Pins | 3.6 | $V_I = 0V$ | | | -5 | |
| | | | $V_I = V_{CC}$ | | | 1 | | |
| I _{OFF} | Power Off Leal | kage Current | 0 | $0V \le V_I \text{ or } V_O \le 5.5V$ | | | ±100 | μA |
| I _{PU/PD} | Power up/dowr Output Current | | 0–1.5V | $V_O = 0.5V \text{ to } 3.0V,$ $V_I = \text{GND or } V_{CC}$ | | | ±100 | μA |
| I _{OZL} | 3-STATE Outpu Current | ut Leakage | 3.6 | $V_O = 0.5V$ | | | -5 | μA |
| I _{OZH} | 3-STATE Output Current | ut Leakage | 3.6 | V _O = 3.0V | | | 5 | μА |
| I _{OZH} + | 3-STATE Output Leakage Current | | 3.6 | $V_{CC} < V_O \le 5.5V$ | | | 10 | μA |
| I _{CCH} | Power Supply Current | | 3.6 | Outputs HIGH | | | 0.19 | mA |
| I _{CCL} | Power Supply Current | | 3.6 | Outputs LOW | | | 5 | mA |
| I _{CCZ} | Power Supply Current | | 3.6 | Outputs Disabled | | | 0.19 | mA |
| I _{CCZ} + | Power Supply Current | | 3.6 | $V_{CC} \le V_O \le 5.5V$, Outputs Disabled | | | 0.19 | mA |
| Δl _{CC} | Increase in Power Supply Current ⁽⁶⁾ | | 3.6 | One Input at V _{CC} – 0.6V, Other Inputs at V _{CC} or GND | | | 0.2 | mA |

Notes:

- 2. All typical values are at $V_{CC} = 3.3V$, $T_A = 25^{\circ}C$.
- 3. Applies to bushold versions only (74LVTH374).
- 4. An external driver must source at least the specified current to switch from LOW-to-HIGH.
- 5. An external driver must sink at least the specified current to switch from HIGH-to-LOW.
- 6. This is the increase in supply current for each input that is at the specified voltage level rather than V_{CC} or GND.

Dynamic Switching Characteristics⁽⁷⁾

| | | | Conditions | T _A = 25°C | | | |
|------------------|---|---------------------|---------------------------------|-----------------------|------|------|-------|
| Symbol | Parameter | V _{CC} (V) | $C_L = 50 pF, R_L = 500 \Omega$ | Min. | Тур. | Max. | Units |
| V _{OLP} | Quiet Output Maximum Dynamic V _{OL} | 3.3 | (8) | | 0.8 | | V |
| V _{OLV} | Quiet Output Minimum Dynamic V _{OL} | 3.3 | (8) | | -0.8 | | V |

Notes:

- 7. Characterized in SOIC package. Guaranteed parameter, but not tested.
- 8. Max number of outputs defined as (n). n-1 data inputs are driven 0V to 3V. Output under test held LOW.

AC Electrical Characteristics

| | | | $T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C},$ $C_L = 50\text{pF}, R_L = 500\Omega$ | | | | |
|------------------|---|-----------------|---|------|-------------------|--------|-------|
| | | V _{CC} | $= 3.3V \pm 0$ |).3V | V _{CC} = | = 2.7V | |
| Symbol | Parameter | Min. | Typ. ⁽⁹⁾ | Max. | Min. | Max. | Units |
| f _{MAX} | Maximum Clock Frequency | 160 | | | 160 | | MHz |
| t _{PHL} | Propagation Delay, CP to O _n | 1.8 | | 4.9 | 1.8 | 5.1 | ns |
| t _{PLH} | | 1.8 | | 4.8 | 1.8 | 5.2 | |
| t _{PZL} | Output Enable Time | 1.3 | | 5.0 | 1.3 | 5.8 | ns |
| t _{PZH} | | 1.6 | | 4.7 | 1.6 | 5.3 | |
| t _{PLZ} | Output Disable Time | 1.9 | | 4.6 | 1.9 | 4.9 | ns |
| t _{PHZ} | | 2.0 | | 4.7 | 2.0 | 5.0 | |
| t _W | Pulse Width | 3.0 | | | 3.0 | | ns |
| t _S | Setup Time | 1.5 | | | 2.0 | | ns |
| t _H | Hold Time | 0.8 | | | 0.0 | | ns |

Note:

9. All typical values are at $V_{CC} = 3.3V$, $T_A = 25^{\circ}C$.

Capacitance⁽¹⁰⁾

| Symbol | Parameter | Conditions | Typical | Units |
|------------------|--------------------|--|---------|-------|
| C _{IN} | Input Capacitance | $V_{CC} = 0V$, $V_I = 0V$ or V_{CC} | 3 | pF |
| C _{OUT} | Output Capacitance | $V_{CC} = 3.0V$, $V_{O} = 0V$ or V_{CC} | 5 | pF |

Note:

10. Capacitance is measured at frequency f = 1MHz, per MIL-STD-883, Method 3012.

Physical Dimensions 13.00 12.60 11.43 В 9.50 10.65 7.60 10.00 7.40 PIN ONE 0.35 INDICATOR **⊕** 0.25 **M** C B A LAND PATTERN RECOMMENDATION 2.65 MAX SEE DETAIL A 0.33 0.20 △ 0.10 C 0.30 0.10 0.75 0.25 × 45° SEATING PLANE NOTES: UNLESS OTHERWISE SPECIFIED (R0.10) A) THIS PACKAGE CONFORMS TO JEDEC GAGE PLANE MS-013, VARIATION AC, ISSUE E (R0.10) B) ALL DIMENSIONS ARE IN MILLIMETERS. 0.25 C) DIMENSIONS DO NOT INCLUDE MOLD FLASH OR BURRS. D) CONFORMS TO ASME Y14.5M-1994 0.40 SEATING PLANE E) LANDPATTERN STANDARD: SOIC127P1030X265-20L (1.40)DETAIL A F) DRAWING FILENAME: MKT-M20BREV3

Figure 1. 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide


Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/


5.01 TYP

9.27 TYP

Physical Dimensions (Continued)



LAND PATTERN RECOMMENDATION




M20DREVC


Figure 2. 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/

Physical Dimensions (Continued)





LAND PATTERN RECOMMENDATION

0.09-0.20

SEE DETAIL A

DIMENSIONS ARE IN MILLIMETERS

R0.09min GAGE PLANE - 8°7 - 0.6±0.1- SEATING PLANE R0.09min

DETAIL A

NOTES:

- A. CONFORMS TO JEDEC REGISTRATION MD-153, VARIATION AC, REF NOTE 6, DATE 7/93.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLDS FLASH, AND TIE BAR EXTRUSIONS.
- D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982.

MTC20REVD1

Figure 3. 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/





TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

Build it Now™ CorePLUS™ $CROSSVOLT^{\text{TM}}$ **CTL™**

Current Transfer Logic™ EcoSPARK® EZSWITCH™ *

Fairchild[®] Fairchild Semiconductor® FACT Quiet Series™

FACT[®] $\mathsf{FAST}^{\mathbb{R}}$ FastvCore™ FlashWriter® 3 FPS™ $\mathsf{FRFET}^{\scriptscriptstyle{\textcircled{\tiny{\$}}}}$

Global Power Resource^{sм}

Green FPS™

Green FPS™e-Series™

GTO™ i-Lo™ IntelliMAX™ ISOPLANAR™

MegaBuck™ MICROCOUPLER™ MicroFET™

MicroPak™ MillerDrive™ Motion-SPM™

OPTOLOGIC® OPTOPLANAR® PDP-SPM™ Power220® POWEREDGE® Power-SPM™ PowerTrench[®]

Programmable Active Droop™

QS™

QT Optoelectronics™ Quiet Series™ RapidConfigure™ SMART START™ SPM[®] STEALTH™ SuperFET™

SuperSOT™3 SuperSOT™6 SuperSOT™8 SupreMOS™ SyncFET™ SYSTEM ® GENERAL

The Power Franchise®

ປwer franchis TinyBoost™ TinyBuck™ TinyLogic[®] TINYOPTO™ TinyPower™ TinyPWM™ TinyWire™ μSerDes™ UHC®

Ultra FRFET™ UniFET™ VCX™

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- 2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

| Datasheet Identification | Product Status | Definition |
|--------------------------|------------------------|--|
| Advance Information | Formative or In Design | This datasheet contains the design specifications for product development. Specifications may change in any manner without notice. |
| Preliminary | First Production | This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design. |
| No Identification Needed | Full Production | This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design. |
| Obsolete | Not In Production | This datasheet contains specifications on a product that has been discontinued by Fairchild Semiconductor. The datasheet is printed for reference information only. |

Rev. I33

^{*} EZSWITCH™ and FlashWriter® are trademarks of System General Corporation, used under license by Fairchild Semiconductor.