74LVQ573 Low Voltage Octal Latch with 3-STATE Outputs

74LVQ573 Low Voltage Octal Latch with 3-STATE Outputs

General Description

FAIRCHILD

SEMICONDUCTOR

The LVQ573 is a high-speed octal latch with buffered common Latch Enable (LE) and buffered common Output Enable ($\overline{\text{OE}}$) inputs. The LVQ573 is functionally identical to the LVQ373 but with inputs and outputs on opposite sides of the package.

Features

- Ideal for low power/low noise 3.3V applications
- Implements patented EMI reduction circuitry
- Available in SOIC JEDEC, SOIC EIAJ, and QSOP packages
- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Improved latch-up immunity
- Guaranteed incident wave switching into 75Ω
- 4 kV minimum ESD immunity

Ordering Code:

Pin Names

 $D_0 - D_7$

O₀-O₇


LE

OE

Order Number	Package Number	Package Description			
74LVQ573SC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide			
74LVQ573SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide			
74LVQ573QSC	MQA20	20-Lead Quarter Size Outline Package (QSOP), JEDEC MO-137, 0.150" Wide			
Devices also suchable in Tana and Dark Open if the same dimension of the latter (0/2 to the and size and s					

Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

Description



Connection Diagram

OE -	1	20	-v _{cc}
D ₀ —	2	19	- 0 ₀
D1	3	18	- 0 ₁
D ₂ -	4	17	-0 ₂
D3 -	5	16	-0 ₃
D4 —	6	15	-0 ₄
D ₅ —	7	14	-0 ₅
D ₆ —	8	13	-0 ₆
D ₇ —	9	12	-0 ₇
GND -	10	11	LE

Truth Table

	Outputs				
OE	LE	D	O _n		
L	Н	Н	Н		
L	Н	L	L		
L	L	Х	O ₀		
Н	Х	Х	Z		
H = HIGH Voltage L = LOW Voltage Z = High Impedance X = Immaterial					

 $O_0 = Previous O_0$ before HIGH-to-LOW transition of Latch Enable

© 2001 Fairchild Semiconductor Corporation DS011361

Data Inputs


Latch Enable Input

3-STATE Output Enable Input 3-STATE Latch Outputs

Functional Description

The LVQ573 contains eight D-type latches with 3-STATE output buffers. When the Latch Enable (LE) input is HIGH, data on the D_n inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its D-type input changes. When LE is LOW the latches store the information that was present on the

D-type inputs a setup time preceding the HIGH-to-LOW transition of LE. The 3-STATE buffers are controlled by the Output Enable (\overline{OE}) input. When \overline{OE} is LOW, the buffers are enabled. When \overline{OE} is HIGH the buffers are in the high impedance mode but this does not interfere with entering new data into the latches.



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings(Note 1)

Supply Voltage (V _{CC})	-0.5V to +7.0V
DC Input Diode Current (IIK)	
$V_{I} = -0.5V$	–20 mA
$V_I = V_{CC} + 0.5V$	+20 mA
DC Input Voltage (VI)	–0.5V to $V_{CC}^{} + 0.5V$
DC Output Diode Current (I _{OK})	
$V_{O} = -0.5V$	–20 mA
$V_O = V_{CC} + 0.5V$	+20 mA
DC Output Voltage (V _O)	–0.5V to V_{CC} + 0.5V
DC Output Source	
or Sink Current (I _O)	±50 mA
DC V _{CC} or Ground	
Current (I _{CC} or I _{GND})	±400 mA
Storage Temperature (T _{STG})	$-65^{\circ}C$ to $+150^{\circ}C$
DC Latch-Up Source or	
Sink Current	±300 mA

Recommended Operating Conditions (Note 2)

Supply Voltage (V _{CC})	2.0V to 3.6V
Input Voltage (V _I)	0V to V _{CC}
Output Voltage (V _O)	0V to V _{CC}
Operating Temperature (T _A)	$-40^{\circ}C$ to $+85^{\circ}C$
Minimum Input Edge Rate ($\Delta V/\Delta t$)	
V _{IN} from 0.8V to 2.0V	
V _{CC} @ 3.0V	125 mV/ns

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	V_{CC} $T_{A} = +25^{\circ}C$ $T_{A} = -40^{\circ}C t$		$T_{A}=-40^{\circ}C$ to $+85^{\circ}C$	Units	Conditions	
Symbol		(V)	Тур	Gua	aranteed Limits	onno	Conditions
V _{IH}	Minimum High Level Input Voltage	3.0	1.5	2.0	2.0	V	$V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$
V _{IL}	Maximum Low Level Input Voltage	3.0	1.5	0.8	0.8	V	$V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$
V _{OH}	Minimum High Level	3.0	2.99	2.9	2.9	V	I _{OUT} = -50 μA
	Output Voltage	3.0		2.58	2.48	V	$V_{IN} = V_{IL} \text{ or } V_{IH} \text{ (Note 3)}$ $I_{OH} = -12 \text{ mA}$
V _{OL}	Maximum Low Level	3.0	0.002	0.1	0.1	V	I _{OUT} = 50 μA
	Output Voltage	3.0		0.36	0.44	V	$V_{IN} = V_{IL} \text{ or } V_{IH} \text{ (Note 3)}$ $I_{OL} = 12 \text{ mA}$
I _{IN}	Maximum Input Leakage Current	3.6		±0.1	±1.0	μΑ	$V_I = V_{CC}, GND$
I _{OLD}	Minimum Dynamic	3.6			36	mA	V _{OLD} = 0.8 V _{Max} (Note 5)
I _{OHD}	Output Current (Note 4)	3.6			-25	mA	V _{OHD} = 2.0V V _{Min} (Note 5)
ICC	Maximum Quiescent Supply Current	3.6		4.0	40.0	μΑ	V _{IN} = V _{CC} or GND
l _{oz}	3-STATE Leakage Current	3.6		±0.25	±2.5	μΑ	$\begin{split} & V_{I} \ \overline{(\text{OE})} = V_{IL}, \ V_{IH} \\ & V_{I} = V_{CC}, \ \text{GND} \\ & V_{O} = V_{CC}, \ \text{GND} \end{split}$
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}	3.3	0.4	0.8		V	(Note 6)(Note 7)
V _{OLV}	Quiet Output Minimum Dynamic V _{OL}	3.3	-0.4	-0.8		V	(Note 6)(Note 7)
V _{IHD}	Maximum High Level Dynamic Input Voltage	3.3	1.6	2.0		V	(Note 6)(Note 8)
V _{ILD}	Maximum Low Level Dynamic Input Voltage	3.3	1.6	0.8		V	(Note 6)(Note 8)

Note 3: All outputs loaded; thresholds on input associated with output under test.

Note 4: Maximum test duration 2.0 ms, one output loaded at a time.

Note 5: Incident wave switching on transmission lines with impedances as low as 75Ω for commercial temperature range is guaranteed for.

Note 6: Worst case package.

Note 7: Max number of outputs defined as (n). Data inputs are driven 0V to 3.3V; one output at GND.

Note 8: Max number of Data Inputs (n) switching. (n - 1) inputs switching 0V to 3.3V. Input-under-test switching: 3.3V to threshold (V_{ILD}), 0V to threshold (V_{IHD}), f = 1 MHz.

74LVQ573

AC Electrical Characteristics

			T _A = +25°C C _L = 50 pF			$T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$ $C_{L} = 50 \text{ pF}$		Units	
Symbol	Parameter	V _{cc}							
		(V)	Min	Тур	Max	Min	Max		
t _{PHL}	Propagation Delay	2.7	2.5	10.2	14.8	2.5	16.0		
t _{PLH}	D _n to O _n	$\textbf{3.3}\pm\textbf{0.3}$	2.5	8.5	10.5	2.5	11.0	ns	
t _{PLH}	Propagation Delay	2.7	2.5	10.2	16.9	2.5	18.0	ns	
t _{PHL}	LE to O _n	3.3 ± 0.3	2.5	8.5	12.0	2.5	12.5	ns	
t _{PZL}	Output Enable Time	2.7	2.5	10.2	18.3	2.5	19.0		
t _{PZH}		$\textbf{3.3}\pm\textbf{0.3}$	2.5	8.5	13.0	2.5	13.5	ns	
t _{PHZ}	Output Disable Time	2.7	1.0	10.8	20.4	1.0	21.0	ns	
t _{PLZ}		$\textbf{3.3}\pm\textbf{0.3}$	1.0	9.0	14.5	1.0	15.0	ns	
t _{OSHL}	Output to Output Skew (Note 9)	2.7		1.0	1.5		1.5	20	
t _{OSLH}	D _n to O _n	3.3 ± 0.3		1.0	1.5		1.5	ns	

Note 9: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}). Parameter guaranteed by design.


AC Operating Requirements


Symbol	Symbol Parameter		T _A = +25°C C _L = 50 pF		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ $C_L = 50 \text{ pF}$	Units
		(V)	Тур	Guaran	teed Minimum	
t _S	Setup Time, HIGH or LOW	2.7	0	4.0	4.5	22
	D _n to LE	3.3 ± 0.3	0	3.0	3.0	ns
t _H	Hold Time, HIGH or LOW	2.7	0	1.5	1.5	
	D _n to LE	3.3 ± 0.3	0	1.5	1.5	ns
t _W	LE Pulse Width, HIGH	2.7	2.4	5.0	6.0	ns
		3.3 ± 0.3	2.0	4.0	4.0	115

Capacitance


Symbol	Parameter	Тур	Units	Conditions		
CIN	Input Capacitance	4.5	pF	V _{CC} = Open		
C _{PD} (Note 10)	Power Dissipation Capacitance	37	pF	V _{CC} = 3.3V		
Note 40: O the recommendant 40 Mills						

Note 10: C_{PD} is measured at 10 MHz.





www.fairchildsemi.com



www.fairchildsemi.com