V_{CC}

Ρ5

74F676 16-Bit Serial/Parallel-In, Serial-Out Shift Register

General Description

FAIRCHILD

SEMICONDUCTOR


The 74F676 contains 16 flip-flops with provision for synchronous parallel or serial entry and serial output. When the Mode (M) input is HIGH, information present on the parallel data (P0-P15) inputs is entered on the falling edge of the Clock Pulse (CP) input signal. When M is LOW, data is shifted out of the most significant bit position while information present on the Serial (SI) input shifts into the least significant bit position. A HIGH signal on the Chip Select (\overline{CS}) input prevents both parallel and serial operations.

Features

- 16-bit parallel-to-serial conversion
- 16-bit serial-in, serial-out
- Chip select control
- Slim 24 lead 300 mil package

Ordering Code:

Order Number	Package Number	Package Description
74F676SC	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74F676PC	N24A	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-011, 0.600" Wide
74F676SPC	N24C	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
Devices also available	in Tape and Reel. Specify	by appending the suffix letter "X" to the ordering code.



© 2002 Fairchild Semiconductor Corporation DS009588

Unit Loading/Fan Out

Pin Names	Description	U.L.	Input I _{IH} /I _{IL}	
Pin Names	Description	HIGH/LOW	Output I _{OH} /I _{OL}	
P ₀ –P ₁₅	Parallel Data Inputs	1.0/1.0	20 µA/-0.6 mA	
$\frac{P_0 - P_{15}}{CS}$	Chip Select Input (Active LOW)	1.0/1.0	20 µA/-0.6 mA	
CP	Clock Pulse Input (Active LOW)	1.0/1.0	20 µA/-0.6 mA	
М	Mode Select Input	1.0/1.0	20 µA/-0.6 mA	
SI	Serial Data Input	1.0/1.0	20 µA/-0.6 mA	
SO	Serial Output	50/33.3	–1 mA/20 mA	

Functional Description

The 16-bit shift register operates in one of three modes, as indicated in the Shift Register Operations Table.

HOLD— a HIGH signal on the Chip Select (\overline{CS}) input prevents clocking, and data is stored in the sixteen registers.

Shift/Serial Load— data present on the SI pin shifts into the register on the falling edge of \overline{CP} . Data enters the Q_0 position and shifts toward Q_{15} on successive clocks, finally appearing on the SO pin.

Parallel Load— data present on P_{0} — P_{15} are entered into the register on the falling edge of \overline{CP} . The SO output represents the Q_{15} register output.

To prevent false clocking, $\overline{\text{CP}}$ must be LOW during a LOW-to-HIGH transition of $\overline{\text{CS}}.$

Block Diagram


ę	Shift Register Oper	ations	Та	ble	
	Control Input				

CS	м	СР	Operating Mode
н	Х	Х	Hold
L	L	~	Shift/Serial Load
L	н	~	Parallel Load

H = HIGH Voltage Level L = LOW Voltage Level

L = LOW Voltage Level X = Immaterial

- = HIGH-to-LOW Transition



Absolute Maximum Ratings(Note 1)

Storage Temperature Ambient Temperature under Bias Junction Temperature under Bias V_{CC} Pin Potential to Ground Pin Input Voltage (Note 2) Input Current (Note 2) Voltage Applied to Output in HIGH State (with $V_{CC} = 0V$) Standard Output 3-STATE Output Current Applied to Output in LOW State (Max) twice the rated I_{OL} (mA)

-65°C to +150°C -55°C to +125°C $-55^{\circ}C$ to $+150^{\circ}C$ -0.5V to +7.0V -0.5V to +7.0V -30 mA to +5.0 mA

-0.5V to V_{CC}

-0.5V to +5.5V

Recommended Operating Conditions

Free Air Ambient Temperature Supply Voltage

 $0^{\circ}C$ to $+70^{\circ}C$

74F676

+4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.


DC Electrical Characteristics

Symbol Parameter Min Max Conditions Тур Units Vcc Input HIGH Voltage 2.0 V Recognized as a HIGH Signal V_{IH} Input LOW Voltage 0.8 ۷ Recognized as a LOW Signal V_{IL} V_{CD} Input Clamp Diode Voltage -1.2 V Min $I_{IN} = -18 \text{ mA}$ $I_{OH} = -1 \text{ mA}$ 25 Output HIGH 10% V_{CC} VOH V Min $I_{OH} = -1 \text{ mA}$ Voltage 2.7 5% V_{CC} I_{OL} = 20 mA 10% V_{CC} Output LOW Voltage 0.5 V Min V_{OL} Input HIGH Current 5.0 Max V_{IN} = 2.7V Ι_{ΙΗ} μΑ I_{BVI} Input HIGH Current 7.0 $V_{IN} = 7.0V$ μΑ Max Breakdown Test Output HIGH ICEX 50 μΑ Max $V_{OUT} = V_{CC}$ Leakage Current V_{ID} Input Leakage I_{ID} = 1.9 μA, 4.75 ٧ 0.0 All Other Pins Grounded Test Output Leakage l_{OD} $V_{IOD} = 150 \text{ mV},$ 3.75 μA 0.0 All Other Pins Grounded Circuit Current Input LOW Current -0.6 mΑ Max $V_{IN} = 0.5V$ In . $V_{OUT} = 0V$ Output Short-Circuit Current -60 -150 mΑ Max los I_{CC} Power Supply Current 72 mΑ Max

Symbol	Parameter	T _A = +25°C V _{CC} = +5.0V C _L = 50 pF			$T_{A} = -55^{\circ}C \text{ to } 125^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$		$T_A = 0^\circ C \text{ to } +70^\circ C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$		Units
		Min	Тур	Max	Min	Max	Min	Max	
f _{MAX}	Maximum Clock Frequency	100	110		45		90		MHz
t _{PLH}	Propagation Delay	4.5	9.0	11.0	4.5	17.0	4.5	12.0	
t _{PHL}	CP to SO	5.0	9.0	12.5	5.0	14.5	5.0	13.5	ns


AC Operating Requirements

		$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$		$T_A = -55^{\circ}C \text{ to } 125^{\circ}C$ $V_{CC} = +5.0V$		T _A , V _{CC} = V _{CC} = +5.0V		Units	
Symbol	Parameter								
		Min	Max	Min	Max	Min	Max	1	
t _S (H)	Setup Time, HIGH or LOW	4.0		4.0		4.0			
t _S (L)	SI to CP	4.0		4.0		4.0		ns	
t _H (H)	Hold Time, HIGH or LOW	4.0		4.0		4.0		115	
t _H (L)	SI to CP	4.0		4.0		4.0			
t _S (H)	Setup Time, HIGH or LOW	3.0		3.0		3.0			
t _S (L)	P _n to CP	3.0		3.0		3.0		ns	
t _H (H)	Hold Time, HIGH or LOW	4.0		4.0		4.0			
t _H (L)	P_n to \overline{CP}	4.0		4.0		4.0			
t _S (H)	Setup Time, HIGH or LOW	8.0		8.0		8.0			
t _S (L)	M to CP	8.0		8.0		8.0		ns	
t _H (H)	Hold Time, HIGH or LOW	2.0		2.0		2.0		115	
t _H (L)	M to CP	2.0		2.0		2.0			
t _S (L)	Setup Time, LOW	10.0		12.0		10.0			
t _H (H)	Hold Time, HIGH CS to CP	10.0		10.0		10.0		ns	
t _W (H)	CP Pulse Width	4.0		5.0		4.0			
t _W (L)	HIGH or LOW	6.0		9.0		6.0		ns	



www.fairchildsemi.com

74F676



www.fairchildsemi.com